STMicroelectronics PD85025STR-E
- Part No.:
- PD85025STR-E
- Manufacturer:
- STMicroelectronics
- Category:
- Single FETs, MOSFETs
- Package:
- PowerSO-10RF Exposed Bottom Pad (2 Straight Leads)
- Datasheet:
-
PD85025STR-E.pdf
- Description:
- RF MOSFET LDMOS 13.6V PWRSO-10RF
- Quantity:
- Payment:

- Shipping:

Inventory:8,869
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PD85025STR-E from STMicroelectronics is a 10 W PEP UHF LDMOS RF power transistor designed for base station and mobile radio final-stage amplification in 340–520 MHz OFDM systems. It delivers ≥16.5 dB gain at 15 V supply, supports 20:1 load mismatch tolerance, and operates with 220 mA quiescent drain current.
For engineers reviewing the PD85025STR-E datasheet, PD85025STR-E pinout, PD85025STR-E application, or PD85025STR-E equivalent, key selection criteria include PEP output capability, harmonic suppression (H2 ≤ –37 dBc, H3 ≤ –60 dBc), thermal stability without BeO, and ruggedness under VSWR stress in 2-way radio transmitters.
Technical Context
This LDMOS device employs a silicon-based vertical structure optimized for high-efficiency linear amplification in UHF broadband applications. Its 15 V operation, 1.25 A peak drain current at 10 W PEP, and integrated thermal design enable stable performance across temperature and mismatch conditions.
The transistor is characterized for two-tone testing at 600 kHz tone spacing, delivering IMD3 < –27 dBc at full output. Harmonic distortion is tightly controlled: second harmonic ≤ –37 dBc, third harmonic ≤ –60 dBc - critical for spectral mask compliance in OFDM and TETRA systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Frequency Range | 340–520 MHz: Covers UHF TETRA, DMR, and public safety bands |
| Output Power | 10 W PEP: Sustained peak envelope power for OFDM modulation |
| Small-Signal Gain | ≥16.5 dB at 10 W PEP: Enables single-stage final amplifier design |
| Drain Current | 1.25 A at 10 W PEP: Defines heatsink sizing and bias network current handling |
| Load Mismatch Tolerance | VSWR 20:1: Supports antenna detuning and field-deployed ruggedness |
| Harmonic Suppression | H2 ≤ –37 dBc, H3 ≤ –60 dBc: Reduces need for external harmonic filtering |
Pinout & Package
PD85025STR-E uses a TO-247-3L package with isolated tab. The drain is connected to the metal tab for direct heatsink mounting; source and gate are on leads #1 and #2 respectively.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Lead 1 (Source) | RF ground reference and DC return path | Low-inductance connection required for stability and thermal conduction |
| Lead 2 (Gate) | RF input control terminal | High-impedance node requiring ESD protection and precise impedance matching |
| Tab (Drain) | RF output and high-current DC supply node | Electrically isolated tab enables floating heatsink mounting with 15 V DC bias |
Key Features
| Feature | Design Value |
|---|---|
| BeO-free construction | Eliminates beryllium oxide ceramic, enabling RoHS-compliant thermal interface design |
| Thermal stability | Stable gain and output power over –40°C to +150°C case temperature range |
| Rugged VSWR tolerance | Operates safely at 20:1 VSWR without degradation or latch-up |
| Linear two-tone performance | IMD3 < –27 dBc at 10 W PEP ensures clean OFDM signal fidelity |
Applications
| Land Mobile Radio Transmitter | UHF Public Safety Base Station |
|---|---|
Use Scenario: Portable 2-way radios operating in 400–470 MHz TETRA/DMR bands with battery-powered efficiency constraints. IC Role / Device Role / Timing Role: Final-stage RF power amplifier delivering 10 W PEP into 50 Ω load with minimal external filtering. Use Value: High gain and VSWR tolerance reduce PA stage count and improve field reliability during antenna flex or environmental detuning. | Use Scenario: Fixed-site repeater systems requiring continuous-duty linear amplification for OFDM waveforms. IC Role / Device Role / Timing Role: Linear driver in multi-carrier transmitter chain with strict ACLR and spectral mask requirements. Use Value: Low IMD3 and harmonic distortion meet ETSI EN 301 166 spectral emission limits without added filter complexity. |
| OFDM Wireless Microphone System | UHF Digital TV Exciter |
Use Scenario: Professional wireless audio transmission using COFDM in 470–520 MHz band with low-latency requirements. IC Role / Device Role / Timing Role: High-linearity final amplifier maintaining EVM < 5% under dynamic modulation. Use Value: Confirmed H2/H3 suppression enables direct coupling to antenna without harmonic trap networks. | Use Scenario: Low-power digital TV exciter module for ATSC 3.0 pilot signals in 340–400 MHz band. IC Role / Device Role / Timing Role: Medium-power RF output stage driving directional coupler and transmit filter chain. Use Value: 220 mA Idq enables efficient Class AB biasing while sustaining 10 W PEP for burst-mode transmission. |
Availability
PD85025STR-E is available at Aetrix Electronics and suitable for UHF land mobile radio, public safety base stations, OFDM wireless microphone systems, and digital TV exciters requiring stable component supply and long-term industrial availability.
Supply support for PD85025STR-E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, delivering automotive, industrial, and power discrete solutions with emphasis on reliability and manufacturability.
PD85025STR-E belongs to ST's LDMOS RF power transistor product line, engineered specifically for rugged, high-efficiency UHF amplification in mission-critical mobile and infrastructure radios.
FAQ
What is the maximum safe operating junction temperature for PD85025STR-E?
The absolute maximum junction temperature is +200°C, with recommended continuous operation below +150°C case temperature. Thermal derating begins at 125°C case, requiring heatsink design that maintains θJC ≤ 0.9°C/W for full 10 W PEP output.
Does PD85025STR-E require external gate protection diodes?
Yes - the gate oxide is sensitive to ESD and RF overdrive. ST recommends a series 10 Ω resistor and parallel 5.1 V Zener (e.g., BZX284C5V1 as used on STEVAL-TDR022V1) between gate and source to clamp transient voltages within ±10 V.
Can PD85025STR-E be operated in Class C for higher efficiency?
No - it is characterized and qualified only for Class AB linear operation. Class C biasing violates the specified Idq = 220 mA condition and risks gain compression, increased IMD, and premature failure due to uncontrolled peak drain current.
Is the PD85025STR-E pin-compatible with PD85025-E?
Yes - both share identical TO-247-3L mechanical outline and terminal assignment (source, gate, drain-tab). The 'STR-E' suffix denotes tape-and-reel packaging; electrical and thermal specs are identical to the tube-packaged PD85025-E.
PD85025STR-E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- PowerSO-10RF Exposed Bottom Pad (2 Straight Leads)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Technology:
- LDMOS
- Configuration:
- -
- Frequency:
- 870MHz
- Gain:
- 17.3dB
- Voltage - Test:
- 13.6 V
- Current Rating (Amps):
- 7A
- Noise Figure:
- -
- Current - Test:
- 300 mA
- Power - Output:
- 10W
- Voltage - Rated:
- 40 V
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- PowerSO-10RF (Straight Lead)
PD85025STR-E FAQ
1.How can I place an order for PD85025STR-E through Aetrix?
Please submit a Request for Quotation (RFQ) for PD85025STR-E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PD85025STR-E reliable?
The price and inventory of PD85025STR-E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PD85025STR-E is usually 5 days.
3.What payment methods are accepted for PD85025STR-E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PD85025STR-E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PD85025STR-E?
PD85025STR-E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PD85025STR-E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PD85025STR-E?
For technical support, including PD85025STR-E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PD85025STR-E requirements.
6.How does Aetrix verify that PD85025STR-E is sourced from the original manufacturer or authorized distributors?
All PD85025STR-E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PD85025STR-E meets industry standards.
7.What is the process for return or replacement of PD85025STR-E?
All PD85025STR-E units undergo pre-shipment inspection (PSI). If there is an issue with PD85025STR-E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PD85025STR-E part is unused and in its original packaging.
Return procedure for PD85025STR-E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PD85025STR-E Tags

-
3SK294(TE85L,F)
Toshiba Semiconductor and Storage
-
SAV-551+
Mini-Circuits

-
TAV2-501+
Mini-Circuits

-
CE3514M4-C2
CEL

-
AFT05MS004NT1
NXP USA Inc.
-
SAV-541+
Mini-Circuits

-
CE3512K2-C1
CEL

-
AFM907NT1
NXP Semiconductors

-
SKY65050-372LF
Skyworks Solutions Inc.

-
CE3520K3-C1
CEL

-
AFT09MS007NT1
NXP USA Inc.

-
AFT09MS015NT1
NXP USA Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

.jpg)