My Inquiry
My Account
NXP Semiconductors PDTA123YK,115
- Part No.:
- PDTA123YK,115
- Manufacturer:
- NXP Semiconductors
- Category:
- Single, Pre-Biased Bipolar Transistors
- Package:
- TO-236-3, SC-59, SOT-23-3
- Datasheet:
-
PDTA123YK,115.pdf
- Description:
- TRANS PREBIAS PNP 50V 0.1A SMT3
- Quantity:
- Payment:
- Shipping:
Inventory:7,108
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PDTA123YK,115 from Nexperia is a PNP resistor-equipped transistor (RET) designed for general-purpose switching in low-voltage digital interface circuits, featuring integrated bias resistors R1 = 2.2 kΩ and R2/R1 = 4.5 (typ), VCEO = −50 V, IO = −100 mA, and packaged in SOT346 (SC-59A/TO-236). It simplifies BJT-based logic-level translation in microcontroller I/O expansion and LED driver stages.
For engineers reviewing the PDTA123YK,115 datasheet, PDTA123YK,115 pinout, PDTA123YK,115 application, or PDTA123YK,115 equivalent, key selection criteria include its −50 V VCEO, built-in 2.2 kΩ/10 kΩ resistor network, SOT346 thermal resistance of 500 K/W, −100 mA DC output capability, and compatibility with reflow-only soldering per JEDEC standards.
Technical Context
The PDTA123YK,115 integrates two precision thin-film resistors (R1 = 2.2 kΩ ±30%, R2/R1 = 4.5 ±21%) directly into a PNP bipolar die to eliminate external base bias components. Its internal topology connects R1 between base and input, and R2 between base and emitter, enabling single-resistor drive operation without discrete pull-up/down networks.
It operates as a saturated switch with VCE(sat) ≤ −150 mV at IC = −10 mA / IB = −0.5 mA, supports VI(on) = −1.15 V (typ) and VI(off) = −0.75 V (typ), and maintains hFE ≥ 35 at VCE = −5 V / IC = −5 mA - characteristics optimized for 3.3 V and 5 V logic interfacing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCEO | −50 V - Maximum safe collector-emitter voltage under open-base conditions; enables use in 24 V industrial control signal conditioning. |
| IO (DC) | −100 mA - Continuous output current rating; sufficient to drive small relays, LEDs, or logic gates directly. |
| R1 | 2.2 kΩ (1.54–2.86 kΩ) - Input bias resistor value; sets base current for predictable turn-on with standard MCU GPIOs. |
| R2/R1 | 4.5 (3.6–5.5) - Ratio defining internal feedback; ensures stable saturation and prevents latch-up in switching applications. |
| Ptot | 250 mW @ Tamb ≤ 25 °C - Total power dissipation limit in SOT346 package; requires minimal PCB copper area for thermal management. |
| VCE(sat) | ≤ −150 mV @ IC = −10 mA / IB = −0.5 mA - Low saturation voltage minimizes conduction loss in high-duty-cycle switching. |
| hFE | ≥ 35 @ VCE = −5 V / IC = −5 mA - Minimum DC current gain ensures reliable switching margin across temperature. |
Pinout & Package
SOT346 (SC-59A / TO-236) plastic surface-mounted package; 3 leads; body dimensions 3.0 × 1.4 × 1.0 mm; reflow-soldering only per JEDEC J-STD-020.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | input (base) | Connected internally to R1; accepts logic-level drive signal; no external base resistor required. |
| 2 | GND (emitter) | Emitter terminal tied to system ground; serves as common reference for input and output paths. |
| 3 | output (collector) | Switched high-side output node; sinks current to emitter when active; compatible with open-collector loads. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated R1/R2 bias network | Eliminates 2 external resistors, reducing BOM count and PCB footprint in space-constrained designs. |
| Single-pin logic drive | Accepts direct connection from 3.3 V or 5 V MCU GPIO without level-shifting or current-limiting components. |
| Reflow-compatible SOT346 package | Enables automated assembly on standard SMT lines with JEDEC-compliant thermal profiles. |
| −50 V VCEO rating | Supports robust operation in 24 V industrial bus interfaces and automotive body electronics. |
| Low VCE(sat) | Reduces power loss and self-heating during continuous conduction, improving reliability in always-on functions. |
Applications
| LED Driver Stage | Microcontroller I/O Expander |
|---|---|
Use Scenario: Driving 20 mA indicator LEDs from 3.3 V MCU GPIO pins in portable medical devices. IC Role / Device Role: PNP switch sinking LED current to ground through emitter, with base driven by MCU output. Use Value: Built-in R1/R2 eliminates need for external bias resistors, saving 2 passives and 1.2 mm² PCB area per channel. |
Use Scenario: Adding 8-channel digital output capability to an ARM Cortex-M0+ controller with limited GPIOs. IC Role / Device Role: Level-translating buffer that converts 3.3 V logic outputs to −24 V sink-switched signals for PLC modules. Use Value: −50 V VCEO and −100 mA IO enable direct control of industrial solenoids without external protection circuitry. |
| Logic-Level Translator | Inverter Circuit |
Use Scenario: Converting TTL-compatible signals to RS-232-compatible voltage levels in legacy serial adapters. IC Role / Device Role: Active-low inverting stage translating 0 V/5 V inputs to −12 V/0 V outputs via open-collector configuration. Use Value: VI(on) = −1.15 V (typ) ensures clean turn-on with standard CMOS thresholds, minimizing propagation delay jitter. |
Use Scenario: Generating complementary clock signals for dual-edge-triggered flip-flops in test equipment timing boards. IC Role / Device Role: Single-transistor inverter with emitter-follower output stage providing rail-to-rail swing and low output impedance. Use Value: VCE(sat) ≤ −150 mV guarantees <150 mV logic '0' voltage margin even at full −100 mA load, meeting TTL noise immunity specs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar PNP resistor-equipped transistor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| PDTC123YK | NPN complement; identical R1/R2 values and SOT346 package; VCEO = +50 V, IO = +100 mA. | Used where sourcing (not sinking) current is required, e.g., high-side LED drivers or active-high logic buffers. | Select PDTC123YK when circuit topology demands NPN polarity; not interchangeable without schematic revision. |
| EMH11T2R | PNP RET in SOT-323; R1 = 2.2 kΩ, R2 = 10 kΩ; VCEO = −50 V but Ptot = 200 mW (vs. 250 mW for PDTA123YK,115). | Suitable for ultra-compact wearables where board area is critical, but derated for lower continuous power handling. | Choose EMH11T2R only if SOT323 footprint is mandatory; verify thermal margin at −100 mA due to higher Rth(j-a). |
Compared with PDTC123YK and EMH11T2R, the PDTA123YK,115 offers optimal balance of PNP polarity, SOT346 thermal performance (500 K/W), and −100 mA drive capability - making it preferred for industrial I/O modules requiring sustained current delivery and reflow process compatibility.
Availability
PDTA123YK,115 is available at Aetrix Electronics and suitable for industrial control systems, automotive body electronics, and consumer appliance interfaces requiring stable component supply and long-term manufacturability.
Supply support for PDTA123YK,115 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global leader in discrete, logic, and PowerMOS semiconductors, spun off from NXP in 2017 and focused on automotive, industrial, computing, and consumer markets.
The PDTA123YK,115 belongs to Nexperia's PNP Resistor-Equipped Transistor (RET) series, engineered to reduce component count and simplify digital interface design in cost-sensitive, high-volume applications.
FAQ
What is the maximum operating temperature for PDTA123YK,115?
The PDTA123YK,115 has a maximum junction temperature (Tj) of 150 °C and an ambient temperature range of −65 °C to +150 °C. Its thermal resistance Rth(j-a) is 500 K/W in free air, so sustained operation at full −100 mA load requires careful PCB thermal design to avoid exceeding Tj limits. Derating is recommended above 70 °C ambient.
Does PDTA123YK,115 require external base resistors?
No - the PDTA123YK,115 integrates R1 = 2.2 kΩ and R2 = 10 kΩ internally, eliminating the need for external base bias resistors. This allows direct connection of the input (pin 1) to a 3.3 V or 5 V logic source, significantly simplifying circuit design and reducing bill-of-materials count compared to discrete PNP transistors.
Is PDTA123YK,115 compatible with lead-free reflow soldering?
Yes - the PDTA123YK,115 is qualified for reflow soldering only, per JEDEC J-STD-020. Its SOT346 package supports peak reflow temperatures up to 260 °C for 10 seconds. Wave soldering and hand soldering are not recommended, as they may exceed thermal limits and compromise reliability.
What is the marking code for PDTA123YK,115?
The PDTA123YK,115 is marked with the code "13" on its top surface. This 2-character identifier is laser-etched or molded into the package and corresponds exclusively to the PDTA123YK type number per Nexperia's ordering information table - enabling quick visual verification during assembly and inspection.
Can PDTA123YK,115 replace a standard PNP transistor like BC807?
The PDTA123YK,115 can replace discrete PNP transistors such as BC807 in switching applications, but only when the circuit benefits from integrated bias resistors. Unlike BC807, the PDTA123YK,115 has fixed R1/R2 values and cannot be reconfigured - so redesign is needed if adjustable base current or different resistor ratios are required.
PDTA123YK,115 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- TO-236-3, SC-59, SOT-23-3
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Transistor Type:
- PNP - Pre-Biased
- Current - Collector (Ic) (Max):
- 100 mA
- Voltage - Collector Emitter Breakdown (Max):
- 50 V
- Resistor - Base (R1):
- 2.2 kOhms
- Resistor - Emitter Base (R2):
- 10 kOhms
- DC Current Gain (hFE) (Min) @ Ic, Vce:
- 35 @ 5mA, 5V
- Vce Saturation (Max) @ Ib, Ic:
- 150mV @ 500µA, 10mA
- Current - Collector Cutoff (Max):
- 1µA
- Frequency - Transition:
- -
- Power - Max:
- 250 mW
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SMT3; MPAK
PDTA123YK,115 FAQ
1.How can I place an order for PDTA123YK,115 through Aetrix?
Please submit a Request for Quotation (RFQ) for PDTA123YK,115 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PDTA123YK,115 reliable?
The price and inventory of PDTA123YK,115 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PDTA123YK,115 is usually 5 days.
3.What payment methods are accepted for PDTA123YK,115?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PDTA123YK,115 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PDTA123YK,115?
PDTA123YK,115 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PDTA123YK,115 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PDTA123YK,115?
For technical support, including PDTA123YK,115 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PDTA123YK,115 requirements.
6.How does Aetrix verify that PDTA123YK,115 is sourced from the original manufacturer or authorized distributors?
All PDTA123YK,115 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PDTA123YK,115 meets industry standards.
7.What is the process for return or replacement of PDTA123YK,115?
All PDTA123YK,115 units undergo pre-shipment inspection (PSI). If there is an issue with PDTA123YK,115, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PDTA123YK,115 part is unused and in its original packaging.
Return procedure for PDTA123YK,115:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PDTA123YK,115 Tags
-
MUN5211T1G
onsemi
-
DTC043ZEBTL
Rohm Semiconductor
-
DTC114EKAT146
Rohm Semiconductor
-
DDTD113ZC-7-F
Diodes Incorporated
-
DRDNB16W-7
Diodes Incorporated
-
PDTC114ET,215
Nexperia USA Inc.
-
PDTC143ZT,215
Nexperia USA Inc.
-
PDTC143ET,215
Nexperia USA Inc.
-
PDTC143XT,215
Nexperia USA Inc.
-
MMUN2211LT1G
onsemi
-
PDTC144ET,215
Nexperia USA Inc.
-
PDTC124ET,215
Nexperia USA Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
