My Inquiry
My Account
NXP Semiconductors PDTA143EK,115
- Part No.:
- PDTA143EK,115
- Manufacturer:
- NXP Semiconductors
- Category:
- Single, Pre-Biased Bipolar Transistors
- Package:
- TO-236-3, SC-59, SOT-23-3
- Datasheet:
-
PDTA143EK,115.pdf
- Description:
- TRANS PREBIAS PNP 50V 0.1A SMT3
- Quantity:
- Payment:
- Shipping:
Inventory:8,791
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PDTA143EK,115 from Nexperia (formerly Philips Semiconductors) is a PNP resistor-equipped transistor with integrated 4.7 kΩ base bias resistors (R1 and R2), designed for simplified switching in low-power digital interface circuits. It features −50 V VCEO, −100 mA IO, SOT346 (SC-59) package, and operates across −65 °C to +150 °C ambient range - commonly used in level-shifting logic drivers and microcontroller I/O buffering.
For engineers reviewing the PDTA143EK,115 datasheet, PDTA143EK,115 pinout, PDTA143EK,115 application, or PDTA143EK,115 equivalent, key selection criteria include its built-in bias network eliminating external resistors, guaranteed −150 mV VCEsat at −10 mA/−0.5 mA drive, and compatibility with reflow-only assembly per JEDEC J-STD-020.
Technical Context
This device integrates two precision 4.7 kΩ resistors (R1 = base-to-VIN, R2 = base-to-emitter) to form a monolithic PNP digital transistor, enabling direct TTL/CMOS-compatible input drive without external bias components. Its fixed resistor ratio (R1/R2 = 1.0 ±20%) ensures stable turn-on threshold and predictable saturation behavior.
Designed for DC switching rather than linear amplification, it specifies −1.1 V typical Vi(on) at −20 mA output and −1.9 V maximum, with <1 µA ICEO at −30 V VCE, supporting reliable off-state isolation in battery-powered systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCEO | −50 V - Maximum safe collector-emitter voltage before breakdown; supports 3.3 V/5 V logic interfacing with margin. |
| IO (DC) | −100 mA - Continuous output current capability; sufficient for driving LEDs, small relays, or logic gates. |
| R1 / R2 | 4.7 kΩ each - Integrated bias resistors eliminate two external components and reduce PCB footprint by ~2.5 mm². |
| VCEsat | −150 mV max at −10 mA/−0.5 mA - Low saturation voltage minimizes power loss and heat generation in switching mode. |
| Ptot | 250 mW at Tamb ≤25 °C - Power dissipation limit in SOT346 package; requires thermal derating above 25 °C ambient. |
| hFE | 30 min at −5 V VCE, −10 mA IC - Guaranteed DC current gain ensures reliable switching with minimal base drive overhead. |
Pinout & Package
SOT346 (SC-59) plastic surface-mounted package: 3-lead, gull-wing terminals, body size 3.1 × 1.7 × 1.3 mm, moisture sensitivity level 1 (MSL1), reflow-only soldering compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Base | Input node connected internally to R1 (4.7 kΩ) and R2 (4.7 kΩ); accepts logic-level signals directly. |
| 2 | Emitter | Common reference terminal; tied to system ground or negative rail in PNP configuration. |
| 3 | Collector | Switched output node; sinks current when active; connects to load between VCC and collector. |
Key Features
| Feature | Design Value |
|---|---|
| Built-in bias resistors (R1 = R2 = 4.7 kΩ) | Eliminates need for two discrete 0603/0805 resistors, reducing BOM count and placement cost by ~15% per channel. |
| Guaranteed Vi(on) ≤ −1.9 V | Ensures reliable turn-on with standard 3.3 V CMOS outputs (VOH ≥ 2.4 V), avoiding marginal switching near logic thresholds. |
| Low VCEsat (−150 mV max) | Reduces conduction loss to <1.5 mW at 10 mA, enabling use in thermally constrained space-limited applications. |
| JEDEC-standard SOT346 package | Enables drop-in replacement in existing SC-59 footprints and compatibility with standard pick-and-place equipment. |
Applications
| Microcontroller I/O Buffering | LED Driver Circuit |
|---|---|
Use Scenario: Driving 5 V LED indicators from 3.3 V GPIO pins of ARM Cortex-M microcontrollers. IC Role / Device Role / Timing Role: Level-shifting current sink switch that translates logic-high (3.3 V) into LED-on state via collector-emitter conduction. Use Value: Built-in R1/R2 eliminates external pull-up/pull-down resistors, saving 2.2 mm² PCB area and simplifying firmware-driven on/off control. | Use Scenario: Controlling status LEDs in portable medical devices powered by single-cell Li-ion batteries (2.8–4.2 V). IC Role / Device Role / Timing Role: Low-quiescent-current PNP switch enabling LED activation while minimizing standby leakage (<1 µA ICEO). Use Value: −150 mV VCEsat ensures >95% efficiency at 20 mA drive, extending battery runtime by up to 8% versus discrete transistor solutions. |
| Logic-Level Inverter | Push-Pull Interface Driver |
Use Scenario: Converting active-high TTL signals to active-low outputs for legacy industrial sensors requiring inverted enable lines. IC Role / Device Role / Timing Role: Single-transistor inverter stage with defined input threshold (Vi(on) ≈ −1.9 V) and fast edge response. Use Value: Fixed 4.7 kΩ resistor values ensure consistent propagation delay (<15 ns) across production lots without calibration. | Use Scenario: Driving gate of N-channel MOSFET in half-bridge motor control where high-side logic must be inverted and level-shifted. IC Role / Device Role / Timing Role: Interface buffer providing clean, resistor-biased PNP switching to translate MCU PWM to MOSFET gate drive. Use Value: −100 mA IO rating supports peak gate charge delivery for MOSFETs with Qg ≤10 nC, reducing external driver complexity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar PNP digital transistor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| PDTC143EK,115 | NPN complement with identical R1/R2 values, SOT346 package, and matching pinout (1=base, 2=emitter, 3=collector). | Requires inverted logic drive and sourcing (not sinking) output current; unsuitable where load must be connected to VCC. | Select PDTC143EK,115 only when circuit topology demands NPN configuration or positive logic control. |
| NSV143EJXV6T1G | Same R1/R2 (4.7 kΩ), but in SOT-23 package (smaller footprint), higher Ptot (300 mW), and tighter Vi(on) tolerance (−1.4 to −2.0 V). | Compatible with denser layouts but requires verification of thermal performance under sustained 100 mA loads due to smaller thermal mass. | Choose NSV143EJXV6T1G when board space is critical and thermal management is confirmed via layout simulation. |
Compared with PDTA143EK,115, PDTC143EK,115 offers complementary polarity for push-pull designs, while NSV143EJXV6T1G delivers enhanced power handling in a smaller footprint - both require validation of input threshold alignment and thermal derating in final application conditions.
Availability
PDTA143EK,115 is available at Aetrix Electronics and suitable for microcontroller interface design, LED indicator control, logic-level inversion, and push-pull driver circuits requiring stable component supply and long-term obsolescence management.
Supply support for PDTA143EK,115 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert delivering high-performance, reliable discrete, logic, and MOSFET solutions - spun off from Philips in 2017 and headquartered in Nijmegen, Netherlands.
The PDTA143EK,115 belongs to Nexperia's resistor-equipped transistor (RET) product line, engineered specifically for reducing component count and improving reliability in digital switching applications across consumer, industrial, and automotive electronics.
FAQ
What is the exact pin configuration of PDTA143EK,115 in the SOT346 package?
PDTA143EK,115 uses a standardized SOT346 pinout: Pin 1 is Base (connected to internal R1 and R2), Pin 2 is Emitter, and Pin 3 is Collector. This matches JEDEC TO-236 outline and is verified in Philips' 2004 datasheet Figure 3 "Simplified outline and pinning" for PDTA143EK.
Does PDTA143EK,115 support lead-free reflow soldering?
Yes, PDTA143EK,115 is qualified for lead-free reflow soldering per JEDEC J-STD-020. The datasheet explicitly states "Reflow soldering is the only recommended soldering method" and specifies MSL1 classification, confirming full compatibility with standard Pb-free reflow profiles up to 260 °C peak temperature.
What is the guaranteed minimum hFE for PDTA143EK,115 and under what test conditions?
The guaranteed minimum hFE for PDTA143EK,115 is 30, measured at VCE = −5 V and IC = −10 mA (Tamb = 25 °C). This value is specified in the "Characteristics" table on page 5 of the official datasheet and applies directly to the PDTA143EK variant.
Can PDTA143EK,115 replace a discrete PNP transistor plus two external resistors in an existing design?
Yes, PDTA143EK,115 is designed as a functional replacement for a PNP BJT plus two 4.7 kΩ bias resistors. Its integrated R1/R2 network matches the typical values used in discrete implementations, and the SOT346 footprint aligns with common SC-59 land patterns - enabling direct substitution without PCB modification.
What is the maximum allowable continuous collector current for PDTA143EK,115 at 70 °C ambient temperature?
At 70 °C ambient, PDTA143EK,115's maximum continuous collector current is derated from its 25 °C rated −100 mA. Using the SOT346 thermal resistance Rth j-a = 500 K/W and Tj(max) = 150 °C, the allowable IC drops to approximately −60 mA to maintain junction temperature ≤150 °C - calculated via Ptot = (Tj − Tamb) / Rth j-a and applying VCEsat-based power loss.
PDTA143EK,115 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- TO-236-3, SC-59, SOT-23-3
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Transistor Type:
- PNP - Pre-Biased
- Current - Collector (Ic) (Max):
- 100 mA
- Voltage - Collector Emitter Breakdown (Max):
- 50 V
- Resistor - Base (R1):
- 4.7 kOhms
- Resistor - Emitter Base (R2):
- 4.7 kOhms
- DC Current Gain (hFE) (Min) @ Ic, Vce:
- 30 @ 10mA, 5V
- Vce Saturation (Max) @ Ib, Ic:
- 150mV @ 500µA, 10mA
- Current - Collector Cutoff (Max):
- 1µA
- Frequency - Transition:
- -
- Power - Max:
- 250 mW
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SMT3; MPAK
PDTA143EK,115 FAQ
1.How can I place an order for PDTA143EK,115 through Aetrix?
Please submit a Request for Quotation (RFQ) for PDTA143EK,115 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PDTA143EK,115 reliable?
The price and inventory of PDTA143EK,115 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PDTA143EK,115 is usually 5 days.
3.What payment methods are accepted for PDTA143EK,115?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PDTA143EK,115 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PDTA143EK,115?
PDTA143EK,115 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PDTA143EK,115 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PDTA143EK,115?
For technical support, including PDTA143EK,115 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PDTA143EK,115 requirements.
6.How does Aetrix verify that PDTA143EK,115 is sourced from the original manufacturer or authorized distributors?
All PDTA143EK,115 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PDTA143EK,115 meets industry standards.
7.What is the process for return or replacement of PDTA143EK,115?
All PDTA143EK,115 units undergo pre-shipment inspection (PSI). If there is an issue with PDTA143EK,115, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PDTA143EK,115 part is unused and in its original packaging.
Return procedure for PDTA143EK,115:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PDTA143EK,115 Tags
-
MUN5211T1G
onsemi
-
DTC043ZEBTL
Rohm Semiconductor
-
DTC114EKAT146
Rohm Semiconductor
-
DDTD113ZC-7-F
Diodes Incorporated
-
DRDNB16W-7
Diodes Incorporated
-
PDTC114ET,215
Nexperia USA Inc.
-
PDTC143ZT,215
Nexperia USA Inc.
-
PDTC143ET,215
Nexperia USA Inc.
-
PDTC143XT,215
Nexperia USA Inc.
-
MMUN2211LT1G
onsemi
-
PDTC144ET,215
Nexperia USA Inc.
-
PDTC124ET,215
Nexperia USA Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
