NXP Semiconductors PDTA143TE,115
- Part No.:
- PDTA143TE,115
- Manufacturer:
- NXP Semiconductors
- Category:
- Single, Pre-Biased Bipolar Transistors
- Package:
- SC-75, SOT-416
- Datasheet:
-
PDTA143TE,115.pdf
- Description:
- TRANS PREBIAS PNP 50V 0.1A SC75
- Quantity:
- Payment:

- Shipping:

Inventory:5,749
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PDTA143TE from Nexperia is a PNP resistor-equipped transistor with integrated 4.7 kΩ base bias resistor (R1), open R2 configuration, −50 V VCEO, −100 mA IO, and SOT416 (SC-75) package - used for compact logic-level switching in portable power management and signal interface circuits.
For engineers reviewing the PDTA143TE datasheet, PDTA143TE pinout, PDTA143TE application, or PDTA143TE equivalent, key selection criteria include its single-base-resistor topology, −50 V breakdown rating, thermal resistance of 833 K/W in SOT416, and compatibility with reflow-only assembly per JEDEC J-STD-020.
Technical Context
This device integrates a monolithic PNP bipolar junction transistor with a precision 4.7 kΩ input bias resistor (R1) and no second resistor (R2 = open), enabling direct connection to CMOS/TTL logic without external bias components. It operates as a saturated switch with guaranteed −150 mV VCEsat at −5 mA IC/−0.25 mA IB.
Designed for low-power digital interface applications, it supports ambient temperatures from −65 °C to +150 °C and requires reflow soldering only - no wave or hand-soldering - due to thermal constraints in the ultra-small SOT416 package (1.0 × 0.6 × 0.5 mm body).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCEO | −50 V - maximum safe collector-emitter voltage before breakdown; enables use in 24 V rail switching with margin. |
| IO (DC) | −100 mA - continuous output current capability; sufficient for driving LEDs, small relays, or logic buffers. |
| R1 | 4.7 kΩ (3.3–6.1 kΩ range) - integrated base bias resistor; eliminates need for external pull-up/pull-down in inverter or level-shift circuits. |
| VCEsat | −150 mV max at −5 mA IC/−0.25 mA IB - ensures low conduction loss and minimal self-heating in battery-powered systems. |
| Rth j-a | 833 K/W - high thermal resistance due to SOT416 package size; limits usable DC power to ~150 mW at Tamb ≤ 25 °C. |
| hFE | 200 min at −5 V VCE/−1 mA IC - provides robust current gain for reliable saturation under varying load conditions. |
Pinout & Package
Package: SOT416 (SC-75), plastic surface-mounted, 3-lead, dimensions 1.0 × 0.6 × 0.5 mm - optimized for high-density PCB layouts in space-constrained wearables and IoT sensors.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Base | Input node connected internally to 4.7 kΩ resistor; accepts TTL/CMOS logic-high (≤ −0.7 V) to turn on PNP switch. |
| 2 | Emitter | Common reference terminal; tied to positive supply rail in high-side switch configuration. |
| 3 | Collector | Output node; sinks current to load when active; connects to load return path (e.g., ground or low-voltage rail). |
Key Features
| Feature | Design Value |
|---|---|
| Integrated R1 bias resistor | 4.7 kΩ ±28% tolerance reduces BOM count by one passive component and eliminates layout error risk in base drive paths. |
| R2 = open configuration | No second resistor simplifies design for unidirectional switching where emitter-follower or fixed-gain operation is not required. |
| Reflow-only assembly compliance | Validated per JEDEC J-STD-020; avoids thermal damage during manufacturing - critical for thin FR4 boards with tight copper pour. |
| −5 V VEBO rating | Enables safe operation with standard 3.3 V or 5 V logic inputs without clamping diodes or level shifters. |
Applications
| LED Driver Circuit | Microcontroller GPIO Expander |
|---|---|
Use Scenario: Driving indicator LEDs from 3.3 V MCU outputs in handheld medical devices. IC Role / Device Role / Timing Role: High-side PNP switch controlling LED anode connection to VCC; base driven directly by MCU GPIO. Use Value: Eliminates external base resistor, saving 0.4 mm² PCB area and reducing assembly cost in volume production. | Use Scenario: Adding two extra active-low enable lines to an STM32-based sensor hub with limited GPIOs. IC Role / Device Role / Timing Role: Logic-level inverter translating MCU's high-active signals into low-active control for peripheral ICs. Use Value: Achieves clean −150 mV VCEsat with <1 μs turn-off delay, supporting 10 kHz enable/disable cycling without shoot-through. |
| Low-Power Power Sequencing | USB-C Port Detection Interface |
Use Scenario: Enabling 1.8 V LDO only after 3.3 V rail stabilizes in battery-powered edge node. IC Role / Device Role / Timing Role: Voltage-controlled switch activating EN pin of downstream regulator based on upstream rail status. Use Value: Leverages −50 V VCEO margin to tolerate transient overshoot on 3.3 V rail while maintaining <100 nA leakage at standby. | Use Scenario: Detecting CC line pull-down in USB-C receptacle to determine plug orientation and source capability. IC Role / Device Role / Timing Role: Level translator interfacing 5 V CC detection circuitry to 3.3 V microcontroller ADC input. Use Value: Uses open-R2 topology to avoid loading CC line; R1 sets precise bias point for accurate voltage division without calibration. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar PNP resistor-equipped transistor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| PDTC143TE | NPN complement with identical R1 = 4.7 kΩ, same SOT416 package, but opposite polarity and logic drive requirement. | Requires inverted control signal; suitable for low-side switching instead of high-side. | Select PDTC143TE when load must be switched to ground rather than VCC, and MCU GPIO can sink current. |
| EMH11T2R | PNP RET with R1 = 10 kΩ, R2 = 10 kΩ (dual-resistor), SOT-723 package (smaller footprint), 200 mW Ptot. | Supports bias-stable amplifier mode via R2 feedback; less suitable for simple on/off switching. | Choose EMH11T2R only if dual-resistor bias network is needed for linear operation or improved temperature stability. |
Compared with PDTC143TE and EMH11T2R, the PDTA143TE offers optimal simplicity for high-side digital switching: its single-R1 architecture minimizes component count, its −50 V rating exceeds typical 24 V industrial interfaces, and its SOT416 footprint balances density with manufacturability.
Availability
PDTA143TE is available at Aetrix Electronics and suitable for LED driver circuits, microcontroller GPIO expansion, low-power power sequencing, and USB-C port detection interfaces requiring stable component supply across automotive infotainment, industrial sensor nodes, and portable medical devices.
Supply support for PDTA143TE includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global leader in discrete, logic, and PowerMOS semiconductors, spun off from NXP in 2017 and focused on high-volume, high-reliability components for automotive, industrial, computing, and consumer markets.
The PDTA143TE belongs to Nexperia's resistor-equipped transistor (RET) product line, engineered specifically to reduce bill-of-materials complexity and improve assembly yield in space- and cost-sensitive digital interface applications.
FAQ
What is the pin configuration of the PDTA143TE?
The PDTA143TE uses a SOT416 package with three terminals: Pin 1 is Base (connected to internal 4.7 kΩ resistor), Pin 2 is Emitter, and Pin 3 is Collector. This pinout is standardized across all PDTA143T-series variants in SOT416, confirmed in the official Nexperia datasheet Figure 3 "Simplified outline and symbol".
Can the PDTA143TE be used in linear amplifier mode?
The PDTA143TE is characterized and qualified for switching operation, with hFE specified only at −1 mA IC and VCE = −5 V. Its open-R2 topology lacks emitter feedback, limiting bias stability for analog amplification; Nexperia does not specify linearity, distortion, or frequency response - so PDTA143TE is not recommended for linear amplifier use.
What is the maximum allowable PCB temperature during reflow for PDTA143TE?
The PDTA143TE requires reflow soldering only, per datasheet Note 2 in Limiting Values. Peak reflow temperature must not exceed 260 °C for ≤ 30 seconds, consistent with IPC/JEDEC J-STD-020D for small-body packages. Exceeding this risks delamination or internal bond wire failure in the SOT416 package.
Does the PDTA143TE have built-in ESD protection?
No ESD protection rating (e.g., HBM or CDM) is specified for PDTA143TE in the datasheet. The device contains no integrated protection diodes; system-level ESD safeguards (e.g., TVS on base line) are required if deployed in environments with >2 kV human-body-model exposure risk.
Is the PDTA143TE RoHS and REACH compliant?
Yes - PDTA143TE complies with EU RoHS Directive 2011/65/EU and REACH Regulation (EC) No. 1907/2006. Nexperia confirms full compliance in its material declarations, and the device carries the "RoHS-compliant" marking on packaging per datasheet footnote * on page 2.
PDTA143TE,115 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- SC-75, SOT-416
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Transistor Type:
- PNP - Pre-Biased
- Current - Collector (Ic) (Max):
- 100 mA
- Voltage - Collector Emitter Breakdown (Max):
- 50 V
- Resistor - Base (R1):
- 4.7 kOhms
- Resistor - Emitter Base (R2):
- -
- DC Current Gain (hFE) (Min) @ Ic, Vce:
- 200 @ 1mA, 5V
- Vce Saturation (Max) @ Ib, Ic:
- 150mV @ 250µA, 5mA
- Current - Collector Cutoff (Max):
- 100nA (ICBO)
- Frequency - Transition:
- -
- Power - Max:
- 150 mW
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SC-75
PDTA143TE,115 FAQ
1.How can I place an order for PDTA143TE,115 through Aetrix?
Please submit a Request for Quotation (RFQ) for PDTA143TE,115 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PDTA143TE,115 reliable?
The price and inventory of PDTA143TE,115 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PDTA143TE,115 is usually 5 days.
3.What payment methods are accepted for PDTA143TE,115?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PDTA143TE,115 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PDTA143TE,115?
PDTA143TE,115 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PDTA143TE,115 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PDTA143TE,115?
For technical support, including PDTA143TE,115 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PDTA143TE,115 requirements.
6.How does Aetrix verify that PDTA143TE,115 is sourced from the original manufacturer or authorized distributors?
All PDTA143TE,115 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PDTA143TE,115 meets industry standards.
7.What is the process for return or replacement of PDTA143TE,115?
All PDTA143TE,115 units undergo pre-shipment inspection (PSI). If there is an issue with PDTA143TE,115, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PDTA143TE,115 part is unused and in its original packaging.
Return procedure for PDTA143TE,115:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PDTA143TE,115 Tags

-
MUN5211T1G
onsemi

-
DTC043ZEBTL
Rohm Semiconductor

-
DTC114EKAT146
Rohm Semiconductor

-
DDTD113ZC-7-F
Diodes Incorporated

-
DRDNB16W-7
Diodes Incorporated

-
PDTC114ET,215
Nexperia USA Inc.

-
PDTC143ZT,215
Nexperia USA Inc.

-
PDTC143ET,215
Nexperia USA Inc.

-
PDTC143XT,215
Nexperia USA Inc.

-
MMUN2211LT1G
onsemi

-
PDTC144ET,215
Nexperia USA Inc.

-
PDTC124ET,215
Nexperia USA Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

