My Inquiry
My Account
NXP Semiconductors PDTB113ZS,126
,TO-226_straightlead.jpg)
- Part No.:
- PDTB113ZS,126
- Manufacturer:
- NXP Semiconductors
- Category:
- Single, Pre-Biased Bipolar Transistors
- Package:
- TO-226-3, TO-92-3 (TO-226AA) Formed Leads
- Datasheet:
-
PDTB113ZS,126.pdf
- Description:
- TRANS PREBIAS PNP 50V TO92-3
- Quantity:
- Payment:
- Shipping:
Inventory:2,193
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PDTB113ZS,126 from NXP Semiconductors is a PNP resistor-equipped transistor (RET) in TO-92 (SOT54) package, designed for digital switching applications with built-in bias resistors R1 = 1 kΩ and R2 = 10 kΩ, −50 V VCEO rating, −500 mA output current capability, and ±10 % R2/R1 tolerance - used in automotive and industrial load control circuits.
For engineers reviewing the PDTB113ZS,126 datasheet, PDTB113ZS,126 pinout, PDTB113ZS,126 application, or PDTB113ZS,126 equivalent, key selection criteria include its through-hole SOT54 package, integrated base resistors eliminating external components, guaranteed −500 mA DC output current, and compatibility with standard TTL/CMOS logic drive levels.
Technical Context
The PDTB113ZS,126 integrates two precision thin-film resistors (R1 = 1 kΩ, R2 = 10 kΩ) directly into a PNP bipolar transistor die, enabling single-pin logic-level input control without external biasing. Its R2/R1 ratio of 10 ±10 % ensures predictable saturation behavior under varying temperature conditions.
It operates as a digitally controlled switch with VI(on) = −0.4 to −1.4 V at IC = −20 mA and VI(off) = −0.3 to −1.0 V at IC = −100 μA, supporting direct interface with microcontroller GPIOs and logic gates while maintaining low leakage (ICEO ≤ −0.5 μA at VCE = −50 V).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCEO | −50 V: Maximum collector-emitter voltage before breakdown; supports 24 V industrial bus switching with safety margin. |
| IO (DC) | −500 mA: Continuous output current capacity; suitable for driving relays, LEDs, and small solenoids. |
| R1 | 1.0 kΩ ±30 %: Input bias resistor value; sets base current for predictable turn-on with standard logic voltages. |
| R2/R1 | 10 ±10 %: Ratio tolerance ensures consistent hFE-dependent saturation across production lots and temperature. |
| hFE | 70 min at VCE = −5 V, IC = −50 mA: Minimum DC current gain; guarantees reliable saturation with low base drive. |
| VCEsat | ≤ −0.3 V at IC = −50 mA, IB = −2.5 mA: Low saturation voltage reduces power loss and heat generation in switching mode. |
| Ptot | 500 mW at Tamb ≤ 25 °C: Total power dissipation limit on FR4 PCB; defines thermal derating envelope for continuous operation. |
Pinout & Package
Package: Plastic single-ended leaded (through-hole) TO-92 variant, designated SOT54 per JEDEC/JEITA standards (SC-43A), with 5.2 mm × 5.0 mm × 14.5 mm body dimensions and standard 2.54 mm lead pitch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | input (base) | Logic-level input node connected internally to R1; accepts −0.4 V to −1.4 V for reliable turn-on. |
| 2 | output (collector) | High-current switched output terminal; connects to load anode in high-side PNP configuration. |
| 3 | GND (emitter) | Common reference terminal tied to system ground; serves as current return path for load current. |
Key Features
| Feature | Design Value |
|---|---|
| Built-in bias resistors R1 and R2 | Eliminates need for two external SMD resistors, reducing BOM count and PCB area in digital interface designs. |
| ±10 % R2/R1 tolerance | Ensures consistent transistor gain and saturation characteristics across temperature and process variation. |
| −500 mA output current capability | Enables direct driving of medium-power loads such as automotive indicator lamps and industrial status LEDs. |
| VI(on) ≤ −1.4 V at IC = −20 mA | Guarantees full turn-on with standard 3.3 V or 5 V logic outputs, including margin for voltage drop and noise. |
| TO-92 through-hole package | Supports manual assembly, prototyping, and legacy board designs requiring robust mechanical mounting. |
Applications
| Automotive Indicator Control | Industrial PLC Output Stage |
|---|---|
Use Scenario: Driving 12 V LED status indicators on dashboard control modules. IC Role / Device Role / Timing Role: High-side PNP switch controlling current flow from battery rail to LED cathode. Use Value: Built-in R1/R2 enables direct MCU GPIO connection without external bias network, reducing component count by two per channel. |
Use Scenario: Switching 24 V DC solenoid valves in factory automation I/O modules. IC Role / Device Role / Timing Role: Digital output driver interfacing programmable logic controller (PLC) outputs to inductive loads. Use Value: −500 mA rating and −50 V VCEO support sustained operation under 24 V industrial bus transients and inductive kickback. |
| Consumer Appliance Power Sequencing | Medical Diagnostic Equipment Interface |
Use Scenario: Enabling power rails for sensor subsystems in smart home appliances during boot-up sequence. IC Role / Device Role / Timing Role: Logic-controlled enable switch for auxiliary 5 V or 3.3 V LDO regulators. Use Value: VI(on) ≤ −1.4 V ensures compatibility with low-voltage microcontrollers, while VCEsat ≤ −0.3 V minimizes regulator dropout impact. |
Use Scenario: Isolating microcontroller I/O from patient-connected analog front-end circuitry in portable diagnostics. IC Role / Device Role / Timing Role: Digital signal buffer providing galvanic separation between logic domain and analog signal path. Use Value: ICEO ≤ −0.5 μA at −50 V ensures negligible leakage current into sensitive analog nodes, preserving measurement integrity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar PNP digital switching applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| BC807-40,115 | No built-in resistors; requires external R1/R2 network; hFE = 250–630; VCEO = −45 V; IO = −500 mA. | Higher gain but increased BOM count and layout complexity; less tolerant of logic-level mismatch. | Select when precise hFE tuning or higher gain is required, and external resistor placement is acceptable. |
| PDTB123ZS,126 | Same SOT54 package; R1 = 2.2 kΩ, R2 = 47 kΩ; R2/R1 = 21.4; lower input sensitivity (VI(on) ≈ −1.0 to −2.0 V). | Better suited for 5 V logic systems with higher noise immunity; reduced base current draw at same VCE. | Select when interfacing with older 5 V CMOS or noise-prone environments where higher VI(on) threshold improves robustness. |
Compared with BC807-40,115 and PDTB123ZS,126, the PDTB113ZS,126 offers optimal balance of logic-level compatibility, integrated biasing, and industrial-grade voltage/current ratings - making it ideal for cost-sensitive, space-constrained digital switching where design simplicity and reliability are prioritized.
Availability
PDTB113ZS,126 is available at Aetrix Electronics and suitable for automotive indicator control, industrial PLC output stages, and consumer appliance power sequencing requiring stable component supply and long-term manufacturing continuity.
Supply support for PDTB113ZS,126 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT applications.
The PDTB113ZS,126 belongs to NXP's resistor-equipped transistor (RET) family, engineered specifically to simplify digital interface design in cost-sensitive, high-volume automotive and industrial control systems.
FAQ
What is the maximum operating temperature for PDTB113ZS,126?
The PDTB113ZS,126 has a maximum junction temperature (Tj) of 150 °C and an ambient temperature range of −65 °C to +150 °C. Thermal resistance from junction to ambient (Rth(j-a)) is 250 K/W on FR4 PCB, meaning it can dissipate up to 500 mW at 25 °C ambient before reaching Tj = 150 °C. Derating is required above 25 °C ambient per the datasheet curve.
Does PDTB113ZS,126 require external base resistors?
No - the PDTB113ZS,126 integrates R1 = 1 kΩ and R2 = 10 kΩ internally, eliminating the need for external bias resistors. This simplifies PCB layout, reduces component count, and ensures consistent turn-on behavior across production units without manual resistor selection or placement.
What is the pin configuration of PDTB113ZS,126 in the SOT54 package?
The PDTB113ZS,126 uses a standardized SOT54 (TO-92) pinout: Pin 1 is input (base), Pin 2 is output (collector), and Pin 3 is GND (emitter). This configuration is confirmed in Table 3 of the NXP datasheet and applies to all SOT54, SOT54A, and SOT54 variant packages for the PDTB113Z series.
Can PDTB113ZS,126 replace BC807-40 in existing designs?
The PDTB113ZS,126 is a functional alternative to BC807-40 in digital switching applications but is not pin-compatible due to different internal topology and pin assignment. While both handle −500 mA, the PDTB113ZS,126 integrates biasing and uses Pin 1 as input - requiring schematic and layout revision if substituting into a BC807-40 design.
What marking code identifies PDTB113ZS,126 on the device body?
The PDTB113ZS,126 is marked with "B113ZS" on its package body, as specified in Table 5 of the NXP datasheet. This marking distinguishes it from other variants in the PDTB113Z series, such as PDTB113ZK (marked "E6") and PDTB113ZT (marked "*7W").
PDTB113ZS,126 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- TO-226-3, TO-92-3 (TO-226AA) Formed Leads
- Packaging:
- Tape & Box (TB)
- Product Status:
- Obsolete
- Transistor Type:
- PNP - Pre-Biased
- Current - Collector (Ic) (Max):
- 500 mA
- Voltage - Collector Emitter Breakdown (Max):
- 50 V
- Resistor - Base (R1):
- 1 kOhms
- Resistor - Emitter Base (R2):
- 10 kOhms
- DC Current Gain (hFE) (Min) @ Ic, Vce:
- 70 @ 50mA, 5V
- Vce Saturation (Max) @ Ib, Ic:
- 300mV @ 2.5mA, 50mA
- Current - Collector Cutoff (Max):
- 500nA
- Frequency - Transition:
- -
- Power - Max:
- 500 mW
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- TO-92-3
PDTB113ZS,126 FAQ
1.How can I place an order for PDTB113ZS,126 through Aetrix?
Please submit a Request for Quotation (RFQ) for PDTB113ZS,126 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PDTB113ZS,126 reliable?
The price and inventory of PDTB113ZS,126 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PDTB113ZS,126 is usually 5 days.
3.What payment methods are accepted for PDTB113ZS,126?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PDTB113ZS,126 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PDTB113ZS,126?
PDTB113ZS,126 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PDTB113ZS,126 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PDTB113ZS,126?
For technical support, including PDTB113ZS,126 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PDTB113ZS,126 requirements.
6.How does Aetrix verify that PDTB113ZS,126 is sourced from the original manufacturer or authorized distributors?
All PDTB113ZS,126 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PDTB113ZS,126 meets industry standards.
7.What is the process for return or replacement of PDTB113ZS,126?
All PDTB113ZS,126 units undergo pre-shipment inspection (PSI). If there is an issue with PDTB113ZS,126, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PDTB113ZS,126 part is unused and in its original packaging.
Return procedure for PDTB113ZS,126:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PDTB113ZS,126 Tags
-
MUN5211T1G
onsemi
-
DTC043ZEBTL
Rohm Semiconductor
-
DTC114EKAT146
Rohm Semiconductor
-
DDTD113ZC-7-F
Diodes Incorporated
-
DRDNB16W-7
Diodes Incorporated
-
PDTC114ET,215
Nexperia USA Inc.
-
PDTC143ZT,215
Nexperia USA Inc.
-
PDTC143ET,215
Nexperia USA Inc.
-
PDTC143XT,215
Nexperia USA Inc.
-
MMUN2211LT1G
onsemi
-
PDTC144ET,215
Nexperia USA Inc.
-
PDTC124ET,215
Nexperia USA Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
