My Inquiry
My Account
NXP Semiconductors PDTC114TK,115
- Part No.:
- PDTC114TK,115
- Manufacturer:
- NXP Semiconductors
- Category:
- Single, Pre-Biased Bipolar Transistors
- Package:
- TO-236-3, SC-59, SOT-23-3
- Datasheet:
-
PDTC114TK,115.pdf
- Description:
- TRANS PREBIAS NPN 50V 0.1A SMT3
- Quantity:
- Payment:
- Shipping:
Inventory:4,786
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PDTC114TK,115 from Nexperia is an NPN resistor-equipped transistor (RET) with integrated 10 kΩ input bias resistor (R1), open R2 configuration, 50 V VCEO, 100 mA IO, and SOT346 (SC-59A/TO-236) package - used for digital switching in microcontroller I/O interface circuits.
For engineers reviewing the PDTC114TK,115 datasheet, PDTC114TK,115 pinout, PDTC114TK,115 application, or PDTC114TK,115 equivalent, this page delivers verified pin assignments, thermal limits, saturation behavior, DC gain range, and direct alternatives for cost-sensitive digital load control designs.
Technical Context
The PDTC114TK,115 integrates a single NPN silicon transistor with a monolithically embedded 10 kΩ base-input resistor (R1) and no feedback resistor (R2 = open), enabling simplified single-resistor biasing. It operates as a digital switch with guaranteed saturation at IC/IB = 20 and VCE(sat) ≤ 150 mV at IC = 10 mA / IB = 0.5 mA.
Designed for surface-mount assembly on FR4 PCBs using reflow only, it supports ambient temperatures from −65 °C to +150 °C and junction temperatures up to 150 °C. Its 250 mW power dissipation rating and 500 K/W junction-to-ambient thermal resistance (SOT346) define its continuous switching capability under standard layout conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCEO | 50 V - maximum collector-emitter voltage before breakdown; enables use in 24 V logic and industrial I/O systems. |
| IO | 100 mA - continuous output current rating; sufficient for driving LEDs, small relays, and logic-level MOSFET gates. |
| R1 | 10 kΩ (7–13 kΩ range) - built-in base bias resistor; eliminates external component and reduces BOM count by one resistor. |
| VCE(sat) | ≤150 mV at IC = 10 mA / IB = 0.5 mA - ensures low conduction loss and minimal self-heating during saturated switching. |
| hFE | ≥200 at VCE = 5 V, IC = 1 mA - provides high DC current gain for reliable turn-on with weak MCU drive signals. |
| Ptot | 250 mW at Tamb ≤ 25 °C - defines maximum steady-state power handling in SOT346 package without heatsinking. |
| Rth(j-a) | 500 K/W - thermal resistance from junction to ambient; determines temperature rise per watt in standard FR4 mounting. |
Pinout & Package
SOT346 (SC-59A / TO-236) plastic surface-mounted package, 3-lead, 1.7 mm × 2.5 mm × 1.0 mm body, standard footprint for reflow soldering.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1 | input (base) | Connected internally to R1; accepts logic-level drive directly from MCU GPIO or gate driver outputs. |
| 2 | GND (emitter) | Emitter tied to system ground; serves as common reference for input and output paths. |
| 3 | output (collector) | Switched high-side output node; connects to load (e.g., LED anode or relay coil) referenced to VCC. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated R1 bias resistor | 10 kΩ ±30% - eliminates discrete base resistor, reducing PCB area and assembly steps in digital switch designs. |
| NPN RET architecture | R2 = open - simplifies circuit topology for unidirectional switching; avoids unintended feedback or latch-up risk. |
| Low VCE(sat) | ≤150 mV - minimizes voltage drop across device, preserving headroom for downstream loads in 3.3 V or 5 V systems. |
| High hFE | ≥200 - ensures robust saturation even with marginal MCU drive strength or elevated temperature. |
| SOT346 package | Standardized JEDEC TO-236 footprint - enables drop-in compatibility with existing pick-and-place tooling and reflow profiles. |
Applications
| Microcontroller I/O Interface | LED Indicator Driver |
|---|---|
|
Use Scenario: Driving discrete LEDs or optocouplers from low-current GPIO pins of ARM Cortex-M or PIC microcontrollers. IC Role / Device Role / Timing Role: Digital switch translating logic-high signal into controlled current path to LED cathode or optocoupler input. Use Value: Eliminates need for external base resistor; ensures full saturation at 3.3 V MCU output with <1 µA leakage into base. |
Use Scenario: Controlling status indicators on industrial HMI panels where space and BOM cost are constrained. IC Role / Device Role / Timing Role: Constant-current switch regulating LED brightness via PWM duty cycle applied to base pin. Use Value: Delivers consistent 10–20 mA LED current with <150 mV dropout, preserving >3.1 V forward voltage margin at 3.3 V supply. |
| Logic-Level Relay Control | Level-Shifting Input Buffer |
|
Use Scenario: Activating 5 V or 12 V electromagnetic relays from 3.3 V microcontroller outputs in PLC I/O modules. IC Role / Device Role / Timing Role: High-side switch sourcing relay coil current through collector, with emitter grounded. Use Value: Supports 100 mA relay coils while maintaining VCE(sat) < 150 mV - limiting power dissipation to <15 mW during hold state. |
Use Scenario: Converting 1.8 V or 2.5 V logic signals to 5 V-compatible levels for legacy peripheral interfaces. IC Role / Device Role / Timing Role: Inverting level shifter where input drives base and collector pulls up to 5 V via external pull-up. Use Value: Provides clean logic inversion with hFE ≥ 200 ensuring fast edge response and noise immunity at 10 MHz toggle rates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar NPN resistor-equipped transistor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| BC847B,215 | No integrated resistors; requires external 10 kΩ base resistor; hFE = 200–450 (same min); VCEO = 45 V. | Higher component count; suitable when design requires adjustable bias or dual-R configuration. | Select BC847B,215 if flexibility in base drive network or tighter hFE tolerance is required. |
| PDTA114TK,115 | PNP complement; same SOT346 package, matching R1 = 10 kΩ, but inverted polarity and VECO = 50 V. | Used for high-side switching or complementary logic stages where source-driving (not sink-driving) is needed. | Choose PDTA114TK,115 when implementing push-pull outputs or active-low enable functions requiring PNP topology. |
Compared with PDTC114TK,115, BC847B,215 adds design flexibility at the cost of one passive component and board area, while PDTA114TK,115 offers functional symmetry for complementary switching but cannot substitute directly in NPN-sink configurations.
Availability
PDTC114TK,115 is available at Aetrix Electronics and suitable for microcontroller I/O interfacing, LED indicator control, logic-level relay actuation, and level-shifting input buffering requiring stable component supply and long-term industrial availability.
Supply support for PDTC114TK,115 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert delivering high-performance, reliable discrete, logic, and MOSFET solutions rooted in Philips' legacy.
The PDTC114TK,115 belongs to Nexperia's resistor-equipped transistor (RET) family, engineered specifically to reduce component count and simplify digital switching in space-constrained, cost-sensitive embedded systems.
FAQ
What is the exact package type and footprint compatibility of PDTC114TK,115?
The PDTC114TK,115 uses the SOT346 package (JEDEC TO-236, JEITA SC-59A), with 1.7 mm × 2.5 mm body dimensions and standardized 0.95 mm lead pitch. It shares footprint compatibility with other SOT346 devices including BC847 variants and is optimized for reflow soldering on FR4 PCBs with single-sided copper.
Does PDTC114TK,115 include both R1 and R2 bias resistors?
No - PDTC114TK,115 has only R1 = 10 kΩ (7–13 kΩ) integrated between base and input pin; R2 is explicitly open (unconnected), as confirmed in the product data sheet's "R2 = open" designation. This configuration supports simple single-resistor biasing for digital on/off operation.
What is the maximum continuous collector current rating for PDTC114TK,115?
The PDTC114TK,115 is rated for 100 mA continuous output current (IO) under standard conditions. This value is validated across its operating temperature range and aligns with its 250 mW total power dissipation limit in the SOT346 package at Tamb ≤ 25 °C.
Can PDTC114TK,115 replace BC847 series transistors directly in existing designs?
PDTC114TK,115 serves as a cost-saving alternative to BC847 series in digital applications, but is not a direct pin-for-pin replacement due to different pinout (SOT346: pin 1 = base, pin 2 = emitter, pin 3 = collector) and integrated biasing. Layout revision is required to remove the external base resistor and verify signal routing.
What is the guaranteed VCE(sat) performance of PDTC114TK,115 under typical drive conditions?
PDTC114TK,115 guarantees VCE(sat) ≤ 150 mV when operated at IC = 10 mA and IB = 0.5 mA (IC/IB = 20), measured at Tamb = 25 °C. This ensures efficient saturated switching with minimal voltage loss in 3.3 V and 5 V logic-controlled loads.
PDTC114TK,115 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- TO-236-3, SC-59, SOT-23-3
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Transistor Type:
- NPN - Pre-Biased
- Current - Collector (Ic) (Max):
- 100 mA
- Voltage - Collector Emitter Breakdown (Max):
- 50 V
- Resistor - Base (R1):
- 10 kOhms
- Resistor - Emitter Base (R2):
- -
- DC Current Gain (hFE) (Min) @ Ic, Vce:
- 200 @ 1mA, 5V
- Vce Saturation (Max) @ Ib, Ic:
- 150mV @ 500µA, 10mA
- Current - Collector Cutoff (Max):
- 1µA
- Frequency - Transition:
- -
- Power - Max:
- 250 mW
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SMT3; MPAK
PDTC114TK,115 FAQ
1.How can I place an order for PDTC114TK,115 through Aetrix?
Please submit a Request for Quotation (RFQ) for PDTC114TK,115 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PDTC114TK,115 reliable?
The price and inventory of PDTC114TK,115 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PDTC114TK,115 is usually 5 days.
3.What payment methods are accepted for PDTC114TK,115?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PDTC114TK,115 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PDTC114TK,115?
PDTC114TK,115 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PDTC114TK,115 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PDTC114TK,115?
For technical support, including PDTC114TK,115 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PDTC114TK,115 requirements.
6.How does Aetrix verify that PDTC114TK,115 is sourced from the original manufacturer or authorized distributors?
All PDTC114TK,115 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PDTC114TK,115 meets industry standards.
7.What is the process for return or replacement of PDTC114TK,115?
All PDTC114TK,115 units undergo pre-shipment inspection (PSI). If there is an issue with PDTC114TK,115, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PDTC114TK,115 part is unused and in its original packaging.
Return procedure for PDTC114TK,115:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PDTC114TK,115 Tags
-
MUN5211T1G
onsemi
-
DTC043ZEBTL
Rohm Semiconductor
-
DTC114EKAT146
Rohm Semiconductor
-
DDTD113ZC-7-F
Diodes Incorporated
-
DRDNB16W-7
Diodes Incorporated
-
PDTC114ET,215
Nexperia USA Inc.
-
PDTC143ZT,215
Nexperia USA Inc.
-
PDTC143ET,215
Nexperia USA Inc.
-
PDTC143XT,215
Nexperia USA Inc.
-
MMUN2211LT1G
onsemi
-
PDTC144ET,215
Nexperia USA Inc.
-
PDTC124ET,215
Nexperia USA Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
