My Inquiry
My Account
NXP Semiconductors PDTC115TK,115
- Part No.:
- PDTC115TK,115
- Manufacturer:
- NXP Semiconductors
- Category:
- Single, Pre-Biased Bipolar Transistors
- Package:
- TO-236-3, SC-59, SOT-23-3
- Datasheet:
-
PDTC115TK,115.pdf
- Description:
- TRANS PREBIAS NPN 50V 0.1A SMT3
- Quantity:
- Payment:
- Shipping:
Inventory:6,358
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PDTC115TK,115 from Nexperia is an NPN resistor-equipped transistor (RET) with integrated 100 kΩ base bias resistor (R1), open R2 configuration, 50 V VCEO, 100 mA IO, and SOT346 (SC-59A) surface-mount package - used for general-purpose switching in digital logic interfaces and level-shifting circuits.
For engineers reviewing the PDTC115TK,115 datasheet, PDTC115TK,115 pinout, PDTC115TK,115 application, or PDTC115TK,115 equivalent, this device serves as a space- and BOM-optimized replacement for discrete base-resistor + transistor combinations in low-power control paths, GPIO buffering, and LED driver stages.
Technical Context
The PDTC115TK,115 integrates a single NPN silicon transistor with a precision 100 kΩ input bias resistor (R1) and no second resistor (R2 = open), enabling direct connection to CMOS/TTL logic outputs without external pull-up or current-limiting components. Its simplified two-resistor topology reduces layout complexity and eliminates base current calculation during design.
It operates with VCEO = 50 V, IO = 100 mA DC, VCEsat ≤ 150 mV at IC = 5 mA / IB = 0.25 mA, and hFE ≥ 100 at VCE = 5 V / IC = 1 mA - supporting reliable saturation in 3.3 V and 5 V digital systems with minimal power loss.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCEO | 50 V - supports operation in 24 V industrial control rails and 3.3/5 V logic domains with margin. |
| IO | 100 mA - sufficient to drive LEDs, small relays, or logic inputs without external amplification. |
| R1 | 100 kΩ ±30% - sets base current for predictable saturation with standard microcontroller GPIOs. |
| VCEsat | ≤150 mV at IC=5 mA - ensures low conduction loss and minimal self-heating in continuous switching. |
| Ptot | 250 mW at Tamb ≤25 °C - enables use in compact PCB layouts without forced cooling. |
| hFE | ≥100 at VCE=5 V, IC=1 mA - guarantees robust current gain across temperature and process variation. |
Pinout & Package
SOT346 (SC-59A) plastic surface-mounted package; 3 leads; body size 2.5 mm × 1.3 mm × 0.9 mm; standard reflow soldering compatible.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1 | input (base) | Connected internally to R1; accepts logic-level voltage to enable transistor conduction. |
| 2 | GND (emitter) | Common reference node; ties emitter directly to ground plane for stable switching threshold. |
| 3 | output (collector) | Switched high-side output node; sinks load current when transistor is on. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated R1 bias resistor | Eliminates need for external base resistor, reducing component count by one per switch channel. |
| NPN RET architecture | Provides known turn-on behavior with fixed current gain and saturation voltage for deterministic timing. |
| SOT346 package | Enables high-density placement on 0.5 mm pitch PCBs while maintaining hand-solderability and automated assembly compatibility. |
| 100 mA DC output rating | Supports direct driving of indicator LEDs, optocoupler inputs, and small-signal MOSFET gates without buffer stages. |
Applications
| LED Indicator Control | Microcontroller GPIO Buffering |
|---|---|
|
Use Scenario: Driving status LEDs from 3.3 V MCU pins with current limiting handled internally. IC Role / Device Role / Timing Role: Low-side switch that sinks LED current when enabled; provides clean on/off transition with <150 mV drop. Use Value: Removes external resistor, simplifies firmware logic (no need for current calculation), and improves board area efficiency. |
Use Scenario: Isolating and strengthening weak MCU output signals before connecting to noise-sensitive peripherals. IC Role / Device Role / Timing Role: Digital buffer amplifier with defined hFE ≥100 and fast saturation response. Use Value: Prevents signal degradation over trace lengths and enables reliable triggering of downstream logic or analog comparators. |
| Logic Level Translation | Relay Driver Interface |
|
Use Scenario: Converting 1.8 V or 3.3 V logic outputs to drive 5 V or 12 V loads in mixed-voltage systems. IC Role / Device Role / Timing Role: Voltage-level agnostic switch controlled by input voltage threshold, not absolute logic family. Use Value: Avoids dedicated level translators; uses same part across multiple voltage domains with consistent R1 biasing. |
Use Scenario: Switching coil current for miniature signal relays (e.g., 5 V/10 mA coils) in industrial I/O modules. IC Role / Device Role / Timing Role: Low-power, low-heat solid-state relay driver with built-in base current setting. Use Value: Reduces thermal stress on PCB traces and eliminates risk of underdriving relay due to incorrect resistor selection. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar NPN resistor-equipped transistor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| PDTA115TK | PNP complement; identical SOT346 package and R1 value but opposite polarity. | Used where high-side switching or inverted logic control is required instead of low-side sinking. | Select PDTA115TK only when circuit requires sourcing current rather than sinking. |
| PDTC114TK | R1 = 10 kΩ (vs. 100 kΩ); otherwise identical SOT346 package and electrical specs. | Delivers ~10× higher base current - suitable for faster switching or higher IC loads up to 100 mA. | Choose PDTC114TK when driving heavier loads or requiring reduced propagation delay in high-speed toggling. |
Compared with PDTA115TK and PDTC114TK, the PDTC115TK,115 offers optimal base current scaling for 3.3 V GPIO-driven loads at 5–20 mA, balancing speed, power efficiency, and noise immunity without requiring redesign of bias networks.
Availability
PDTC115TK,115 is available at Aetrix Electronics and suitable for industrial I/O modules, consumer appliance control boards, and automotive body electronics requiring stable component supply and long-term manufacturability.
Supply support for PDTC115TK,115 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global leader in discrete, logic, and PowerMOS semiconductors, formed in 2017 from the former NXP Standard Products division, with focus on automotive, industrial, computing, and consumer markets.
The PDTC115TK,115 belongs to Nexperia's resistor-equipped transistor (RET) product line, engineered to simplify digital interface design by integrating bias resistors into standard transistor packages for cost-sensitive, high-volume applications.
FAQ
What is the function of R2 in PDTC115TK,115?
The PDTC115TK,115 has R2 = open - meaning no internal resistor connects base to emitter. This configuration allows full control of base current via R1 alone, making it ideal for standard low-side switching where emitter is grounded and no base-emitter bleed path is needed. The PDTC115TK,115 datasheet explicitly states R2 = open in its product profile.
Can PDTC115TK,115 replace a discrete 2N3904 + 100 kΩ resistor?
Yes - the PDTC115TK,115 replaces a 2N3904 transistor plus external 100 kΩ base resistor in low-current switching applications. It matches key parameters: VCEO = 50 V, IO = 100 mA, hFE ≥100, and VCEsat ≤150 mV. However, the PDTC115TK,115 uses SOT346 packaging and integrates R1, so PCB layout must accommodate the three-pin surface-mount footprint instead of TO-92 or SOT23 discrete placement.
What is the maximum ambient temperature for continuous operation of PDTC115TK,115?
The PDTC115TK,115 supports continuous operation from −65 °C to +150 °C ambient temperature, per its limiting values table. At Tamb = 25 °C, total power dissipation is rated at 250 mW; derating applies above 25 °C based on Rth(j-a) = 500 K/W. Junction temperature must remain ≤150 °C, so thermal design must ensure adequate copper area and airflow for target load conditions.
Is PDTC115TK,115 RoHS compliant and halogen-free?
Yes - PDTC115TK,115 is manufactured by Nexperia under RoHS Directive 2011/65/EU and meets IEC 61249-2-21:2011 for halogen-free materials. Its SOT346 package uses lead-free matte tin termination and complies with JEDEC J-STD-020 moisture sensitivity level (MSL) 1, qualifying it for standard reflow processes without preconditioning.
How does the marking code "28" relate to PDTC115TK,115?
The marking code "28" is the top-side laser etch identifier for PDTC115TK,115, as specified in Table 5 of the official datasheet. This 2-character code appears on the package body and allows visual verification of the correct variant during manual inspection or automated optical recognition (AOI) on production lines. It uniquely distinguishes PDTC115TK,115 from other members of the PDTC115T series such as PDTC115TE ("17") or PDTC115TM ("G5").
PDTC115TK,115 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- TO-236-3, SC-59, SOT-23-3
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Transistor Type:
- NPN - Pre-Biased
- Current - Collector (Ic) (Max):
- 100 mA
- Voltage - Collector Emitter Breakdown (Max):
- 50 V
- Resistor - Base (R1):
- 100 kOhms
- Resistor - Emitter Base (R2):
- -
- DC Current Gain (hFE) (Min) @ Ic, Vce:
- 100 @ 1mA, 5V
- Vce Saturation (Max) @ Ib, Ic:
- 150mV @ 250µA, 5mA
- Current - Collector Cutoff (Max):
- 1µA
- Frequency - Transition:
- -
- Power - Max:
- 250 mW
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SMT3; MPAK
PDTC115TK,115 FAQ
1.How can I place an order for PDTC115TK,115 through Aetrix?
Please submit a Request for Quotation (RFQ) for PDTC115TK,115 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PDTC115TK,115 reliable?
The price and inventory of PDTC115TK,115 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PDTC115TK,115 is usually 5 days.
3.What payment methods are accepted for PDTC115TK,115?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PDTC115TK,115 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PDTC115TK,115?
PDTC115TK,115 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PDTC115TK,115 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PDTC115TK,115?
For technical support, including PDTC115TK,115 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PDTC115TK,115 requirements.
6.How does Aetrix verify that PDTC115TK,115 is sourced from the original manufacturer or authorized distributors?
All PDTC115TK,115 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PDTC115TK,115 meets industry standards.
7.What is the process for return or replacement of PDTC115TK,115?
All PDTC115TK,115 units undergo pre-shipment inspection (PSI). If there is an issue with PDTC115TK,115, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PDTC115TK,115 part is unused and in its original packaging.
Return procedure for PDTC115TK,115:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PDTC115TK,115 Tags
-
MUN5211T1G
onsemi
-
DTC043ZEBTL
Rohm Semiconductor
-
DTC114EKAT146
Rohm Semiconductor
-
DDTD113ZC-7-F
Diodes Incorporated
-
DRDNB16W-7
Diodes Incorporated
-
PDTC114ET,215
Nexperia USA Inc.
-
PDTC143ZT,215
Nexperia USA Inc.
-
PDTC143ET,215
Nexperia USA Inc.
-
PDTC143XT,215
Nexperia USA Inc.
-
MMUN2211LT1G
onsemi
-
PDTC144ET,215
Nexperia USA Inc.
-
PDTC124ET,215
Nexperia USA Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
