My Inquiry
My Account
NXP Semiconductors PDTC123EEF,115
- Part No.:
- PDTC123EEF,115
- Manufacturer:
- NXP Semiconductors
- Category:
- Single, Pre-Biased Bipolar Transistors
- Package:
- SC-89, SOT-490
- Datasheet:
-
PDTC123EEF,115.pdf
- Description:
- TRANS PREBIAS NPN 50V 0.1A SC89
- Quantity:
- Payment:
- Shipping:
Inventory:9,742
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PDTC123EEF,115 from NXP Semiconductors is an NPN resistor-equipped transistor with integrated 2.2 kΩ base bias resistors (R1 and R2), designed for compact switching applications in space-constrained PCBs. It supports DC output current up to 100 mA, withstands 50 V collector-emitter voltage, and operates within −65 °C to +150 °C ambient temperature - commonly used in logic-level interface circuits for microcontroller I/O buffering.
For engineers reviewing the PDTC123EEF,115 datasheet, PDTC123EEF,115 pinout, PDTC123EEF,115 application, or PDTC123EEF,115 equivalent, key selection criteria include built-in bias network compatibility, SC-89 package thermal resistance (500 K/W), maximum 150 mV VCE(sat) at 10 mA/0.5 mA drive, and input-off voltage threshold of 0.5 V.
Technical Context
This device integrates two precision 2.2 kΩ resistors (R1 = base-to-VIN, R2 = base-to-emitter) to eliminate external bias components, enabling direct connection to CMOS/TTL logic outputs. Its internal resistor ratio (R2/R1 = 1.0 ± 0.2) ensures stable turn-on behavior across temperature.
The PDTC123EEF,115 uses a monolithic silicon NPN structure with guaranteed hFE ≥ 30 at VCE = 5 V and IC = 20 mA, and exhibits low collector capacitance (2.5 pF) for high-speed digital switching up to ~100 MHz small-signal operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCEO | 50 V - Maximum safe collector-emitter voltage before breakdown; enables use in 24 V industrial control rails. |
| IO (DC) | 100 mA - Continuous output current capability; sufficient for driving LEDs, small relays, or MOSFET gates. |
| R1 / R2 | 2.2 kΩ each - Integrated bias network eliminates 2 external resistors; reduces BOM count and layout area. |
| VCE(sat) | 150 mV max at IC=10 mA/IB=0.5 mA - Low saturation voltage minimizes power loss in switching mode. |
| Vi(off) | 0.5 V min - Ensures reliable cutoff when driven by 0.8 V logic low, preventing unintended conduction. |
| Ptot | 250 mW at Tamb ≤ 25 °C - Power dissipation limit in SOT490 package; requires minimal copper pour for thermal management. |
Pinout & Package
PDTC123EEF,115 is housed in a plastic surface-mounted SOT490 (SC-89) package measuring 1.7 mm × 1.5 mm × 0.95 mm, optimized for reflow soldering only. The package features gull-wing leads with 0.65 mm pitch and a thermal resistance of 500 K/W in free air.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Base | Internal connection to R1 and R2; accepts logic-level input without external pull-up/down. |
| 2 | Emitter | Common emitter node; tied internally to R2; serves as reference for input threshold and output return path. |
| 3 | Collector | Main switched output terminal; connects to load (e.g., LED anode or relay coil); rated for 50 V and 100 mA. |
Key Features
| Feature | Design Value |
|---|---|
| Built-in bias resistors (R1 = R2 = 2.2 kΩ) | Eliminates need for two discrete 0402/0603 resistors, reducing placement time and board area by ~2.5 mm². |
| Vi(on) = 1.6 V typ. at IC = 20 mA | Compatible with 1.8 V and 3.3 V logic families without level-shifting circuitry. |
| hFE ≥ 30 at IC = 20 mA | Ensures minimum current gain for predictable switching margin under worst-case temperature and process variation. |
| Low VCE(sat) (150 mV max) | Reduces power dissipation to <1.5 mW at 10 mA load, enabling fanless operation in sealed enclosures. |
Applications
| Microcontroller I/O Interface | LED Driver Circuit |
|---|---|
Use Scenario: Driving 5 V LED strings from 3.3 V GPIO pins of ARM Cortex-M0+ MCUs. IC Role / Device Role / Timing Role: Level-shifting switch that translates logic-high to collector-side current sink. Use Value: Built-in 2.2 kΩ resistors allow direct connection to MCU pin; 150 mV VCE(sat) ensures >95% efficiency in LED forward-voltage drop utilization. | Use Scenario: Controlling status indicator LEDs on industrial HMI panels with 24 V supply rails. IC Role / Device Role / Timing Role: Low-side switch enabling constant-current LED bias via series resistor. Use Value: 50 V VCEO rating safely handles 24 V transients; 100 mA IO supports multi-LED parallel strings. |
| Logic-Level Relay Driver | Signal Inverter Stage |
Use Scenario: Activating 5 V/100 mA coil relays from FPGA I/O banks operating at 1.8 V LVTTL. IC Role / Device Role / Timing Role: Current-amplifying buffer between low-drive FPGA pin and inductive relay load. Use Value: Guaranteed hFE ≥ 30 ensures >15 mA base current at 1.6 V Vi(on), delivering full 100 mA relay drive with safety margin. | Use Scenario: Inverting TTL-compatible signals in serial bus termination networks. IC Role / Device Role / Timing Role: Active-low signal inverter with defined threshold (Vi(off) = 0.5 V). Use Value: Resistor-ratio stability (0.8–1.2) maintains consistent inversion point across temperature, avoiding metastability in clocked interfaces. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar NPN resistor-equipped transistor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| PDTC123EK,115 | SOT346 (SC-59) package; larger footprint (3.1 mm × 2.7 mm); 500 K/W thermal resistance. | Better heat dissipation in higher ambient environments; less suitable for ultra-dense layouts. | Select when board space allows larger package and thermal performance outweighs miniaturization needs. |
| PDTC123EU,115 | SOT323 (SC-70) package; 2.2 mm × 1.35 mm size; 625 K/W thermal resistance; same electrical specs. | Higher thermal impedance limits continuous current in enclosed assemblies; preferred for cost-sensitive consumer PCBs. | Choose for lower-cost assembly where 200 mW Ptot limit suffices and reflow profile accommodates thinner package. |
Compared with PDTC123EEF,115, the PDTC123EK,115 offers superior thermal handling in larger footprints, while the PDTC123EU,115 trades thermal margin for reduced board area and cost - all share identical bias resistor values, VCEO, and switching thresholds.
Availability
PDTC123EEF,115 is available at Aetrix Electronics and suitable for industrial control interfaces, LED lighting modules, and embedded logic-level translation requiring stable component supply and long-term lifecycle support.
Supply support for PDTC123EEF,115 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT applications.
The PDTC123EEF,115 belongs to NXP's resistor-equipped transistor (RET) product line, engineered to simplify discrete logic interfacing by integrating precision bias networks into miniature surface-mount packages.
FAQ
What is the maximum operating temperature for PDTC123EEF,115?
The PDTC123EEF,115 has a maximum junction temperature (Tj) of 150 °C and an operating ambient temperature range of −65 °C to +150 °C. Its SOT490 package delivers 500 K/W thermal resistance in free air, so derating is required above 75 °C ambient to maintain reliability. Always verify PCB copper area and airflow in final PDTC123EEF,115 designs.
Does PDTC123EEF,115 require external base resistors?
No - PDTC123EEF,115 integrates two 2.2 kΩ resistors (R1 from base to input, R2 from base to emitter), eliminating the need for external bias components. This simplifies schematic capture, reduces BOM count, and improves manufacturing yield. The resistor ratio is tightly controlled (0.8–1.2), ensuring consistent switching behavior across PDTC123EEF,115 units.
What is the typical VCE(sat) of PDTC123EEF,115 under standard test conditions?
The PDTC123EEF,115 specifies a maximum VCE(sat) of 150 mV at IC = 10 mA and IB = 0.5 mA. Typical performance is lower, supporting efficient switching in low-power applications. This value is measured at Tamb = 25 °C and directly impacts power loss - for example, 1.5 mW dissipation at 10 mA load - making PDTC123EEF,115 suitable for thermally constrained designs.
Can PDTC123EEF,115 be used with 1.8 V logic inputs?
Yes - PDTC123EEF,115 has a typical Vi(on) of 1.6 V at IC = 20 mA, making it compatible with 1.8 V logic families. Its Vi(off) minimum of 0.5 V ensures robust cutoff when driven low. No level shifter is needed, and the integrated R1/R2 network provides predictable turn-on characteristics across voltage and temperature for PDTC123EEF,115 deployments.
Is PDTC123EEF,115 RoHS compliant and lead-free?
Yes - PDTC123EEF,115 complies with RoHS Directive 2011/65/EU and is manufactured with lead-free terminations. The SOT490 package uses matte tin plating over nickel, qualified for standard reflow profiles (peak 260 °C). Full compliance documentation, including substance declarations and test reports, is available for PDTC123EEF,115 upon request from Aetrix Electronics.
PDTC123EEF,115 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- SC-89, SOT-490
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Transistor Type:
- NPN - Pre-Biased
- Current - Collector (Ic) (Max):
- 100 mA
- Voltage - Collector Emitter Breakdown (Max):
- 50 V
- Resistor - Base (R1):
- 2.2 kOhms
- Resistor - Emitter Base (R2):
- 2.2 kOhms
- DC Current Gain (hFE) (Min) @ Ic, Vce:
- 30 @ 20mA, 5V
- Vce Saturation (Max) @ Ib, Ic:
- 150mV @ 500µA, 10mA
- Current - Collector Cutoff (Max):
- 1µA
- Frequency - Transition:
- -
- Power - Max:
- 250 mW
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SC-89
PDTC123EEF,115 FAQ
1.How can I place an order for PDTC123EEF,115 through Aetrix?
Please submit a Request for Quotation (RFQ) for PDTC123EEF,115 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PDTC123EEF,115 reliable?
The price and inventory of PDTC123EEF,115 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PDTC123EEF,115 is usually 5 days.
3.What payment methods are accepted for PDTC123EEF,115?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PDTC123EEF,115 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PDTC123EEF,115?
PDTC123EEF,115 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PDTC123EEF,115 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PDTC123EEF,115?
For technical support, including PDTC123EEF,115 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PDTC123EEF,115 requirements.
6.How does Aetrix verify that PDTC123EEF,115 is sourced from the original manufacturer or authorized distributors?
All PDTC123EEF,115 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PDTC123EEF,115 meets industry standards.
7.What is the process for return or replacement of PDTC123EEF,115?
All PDTC123EEF,115 units undergo pre-shipment inspection (PSI). If there is an issue with PDTC123EEF,115, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PDTC123EEF,115 part is unused and in its original packaging.
Return procedure for PDTC123EEF,115:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PDTC123EEF,115 Tags
-
MUN5211T1G
onsemi
-
DTC043ZEBTL
Rohm Semiconductor
-
DTC114EKAT146
Rohm Semiconductor
-
DDTD113ZC-7-F
Diodes Incorporated
-
DRDNB16W-7
Diodes Incorporated
-
PDTC114ET,215
Nexperia USA Inc.
-
PDTC143ZT,215
Nexperia USA Inc.
-
PDTC143ET,215
Nexperia USA Inc.
-
PDTC143XT,215
Nexperia USA Inc.
-
MMUN2211LT1G
onsemi
-
PDTC144ET,215
Nexperia USA Inc.
-
PDTC124ET,215
Nexperia USA Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
