Texas Instruments PGA204AU/1K
- Part No.:
- PGA204AU/1K
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
PGA204AU/1K.pdf
- Description:
- IC INST AMP 1 CIRCUIT 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,279
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PGA204AU/1K from Texas Instruments (formerly Burr-Brown) is a digitally programmable gain instrumentation amplifier with four precision gain settings (1, 10, 100, 1000 V/V), ±40V input over-voltage protection, and laser-trimmed 50µV max input offset voltage. It operates from ±4.5V to ±18V supplies and is used in high-accuracy sensor signal conditioning for data acquisition systems.
For engineers reviewing the PGA204AU/1K datasheet, PGA204AU/1K pinout, PGA204AU/1K application, or PGA204AU/1K equivalent, key selection criteria include gain-switching settling time (≤1000 µs at G=1000), CMRR up to 115 dB at G=1000, input bias current ≤2 nA, and SOIC-16 surface-mount packaging for automated assembly.
Technical Context
The PGA204AU/1K implements a three-op-amp instrumentation architecture with digitally selected thin-film resistor feedback networks. Gain is set via TTL/CMOS-compatible A0 and A1 address inputs, enabling immediate gain change without latching. Internal over-voltage protection on both inputs withstands ±40V independent of power supply presence.
It features dual-stage laser trimming for offset (50 µV max) and drift (0.25 µV/°C), and its output stage (A3) references the Ref pin-requiring low-impedance grounding to maintain >110 dB CMRR. The Feedback pin (12) must be connected directly to VO (11) for standard operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gain Settings | 1, 10, 100, 1000 V/V - discrete, digitally selected ratios with ±0.05% max gain error at G=1000 |
| Input Offset Voltage | ±50 µV max (RTI, TA=25°C) - enables sub-mV-level DC measurement accuracy without external nulling |
| CMRR | 115 dB at G=1000, VCM=±10V - ensures rejection of common-mode noise in bridge or thermocouple interfaces |
| Bandwidth | 1 kHz at G=1000 - supports DC-coupled, low-frequency sensor signals with stable closed-loop response |
| Input Protection | ±40V safe input voltage - eliminates need for external clamping diodes in industrial I/O modules |
| Supply Range | ±4.5V to ±18V - compatible with dual-rail battery or industrial power rails; quiescent current 5.2 mA typ |
| Operating Temp | –40°C to +85°C - qualified for industrial temperature range; junction limit +150°C |
Pinout & Package
SOL-16 (SOIC-16, package code DW) surface-mount package, 10.3 mm × 7.5 mm body, 1.27 mm pitch, RoHS-compliant NiPdAu lead finish, MSL Level-3 (260°C peak reflow).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (VO1) | Output of first input amplifier (A1) | Internal node; not user-accessible - connects to feedback network |
| 2, 3 (NC) | No internal connection | Unbonded die pads; must remain unconnected |
| 4 (V–IN) | Inverting input terminal | Differential input node with ±40V over-voltage protection and 10¹⁰ Ω || 6 pF impedance |
| 5 (V+IN) | Non-inverting input terminal | Differential input node with identical protection and impedance as V–IN |
| 6, 7 (VOS Adj) | Input offset trim terminals | Laser-trimmed; external 200kΩ–1MΩ potentiometer adjusts input stage offset only |
| 8 (V–) | Negative power supply | Return path for analog circuitry; digital ground (pin 14) must be routed separately |
| 9 (VO2) | Output of second input amplifier (A2) | Internal node; not user-accessible - connects to feedback network |
| 10 (Ref) | Output reference terminal | Output is referenced to this pin; must be low-impedance (<5 Ω) to preserve CMRR |
| 11 (VO) | Main output terminal | Final amplified output; requires connection to Feedback (pin 12) for unity-gain stability |
| 12 (Feedback) | Output feedback terminal | Must be shorted to VO (pin 11); enables remote sensing at load for improved accuracy |
| 13 (V+) | Positive power supply | Accepts +4.5V to +18V; decoupling capacitor recommended near pin |
| 14 (Digital Ground) | Digital logic reference | May be tied to V– or system ground; carries ~1.3 mA digital current - isolate from analog ground |
| 15 (A0) | Gain select address bit 0 | TTL/CMOS-compatible; logic "1" = VDG + 2V min; no internal latch - gain changes immediately |
| 16 (A1) | Gain select address bit 1 | Same electrical specs as A0; address decoding per datasheet table: 00=1×, 01=10×, 10=100×, 11=1000× |
Key Features
| Feature | Design Value |
|---|---|
| Digitally programmable gain | Four precise, factory-laser-trimmed gain ratios (1/10/100/1000) selected by two logic inputs - eliminates manual gain-switching hardware |
| Input over-voltage protection | Withstands ±40V on either input independently, even with no power applied - removes need for external protection components |
| Low-drift precision trimming | 50 µV max input offset and 0.25 µV/°C drift achieved via dual-stage laser trimming - sustains accuracy across industrial temperature range |
| Three-op-amp architecture | Separates gain-setting and output stages to maximize CMRR (>110 dB at G=100) and minimize output swing limitations from input amplifiers |
| Reference-referred output | Output voltage is defined relative to Ref pin (pin 10), enabling level-shifting and isolated ground referencing in multi-channel systems |
Applications
| Data Acquisition Systems | Medical Instrumentation |
|---|---|
Use Scenario: High-resolution analog front-end for 16-bit ADCs measuring strain gauges, RTDs, and thermocouples in PLC-based monitoring systems. IC Role / Device Role / Timing Role: Programmable gain instrumentation amplifier providing adjustable signal scaling before digitization. Use Value: Enables single-channel hardware to support multiple sensor types with optimal dynamic range utilization and <1 LSB gain error. | Use Scenario: Biopotential signal conditioning in ECG/EEG patient monitors requiring high CMRR and low noise at sub-Hz frequencies. IC Role / Device Role / Timing Role: Front-end gain stage with selectable amplification to match electrode interface impedance and ADC input range. Use Value: ±40V input protection prevents damage from defibrillation pulses; 0.4 µVp-p 0.1–10 Hz noise preserves diagnostic waveform fidelity. |
| General Purpose Analog Boards | Industrial Sensor Interfaces |
Use Scenario: Modular signal conditioning card for rack-mounted test equipment supporting variable sensor outputs (mV to V range). IC Role / Device Role / Timing Role: Digitally controlled gain block configured via microcontroller GPIOs for flexible channel setup. Use Value: Eliminates manual jumper configuration; gain switching settles in ≤28 µs (0.01%) at G=10, enabling rapid multi-sensor scanning. | Use Scenario: 4–20 mA loop-powered transmitter with local sensor signal amplification and isolation barrier interface. IC Role / Device Role / Timing Role: Isolated-side signal conditioner converting low-level transducer output to precise current loop drive voltage. Use Value: Laser-trimmed offset and drift ensure long-term calibration stability; SOIC-16 package supports compact, creepage-compliant PCB layout. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar programmable-gain instrumentation amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| INA128UA | Fixed gain (5–10000 V/V via external RG); no digital control; lower quiescent current (700 µA) | Requires manual gain resistor change; unsuitable for dynamic gain switching | Select when gain is static and ultra-low power is critical; not a functional replacement for PGA204AU/1K's digital interface |
| AD8253ARMZ | Digitally programmable (1/10/100/1000 V/V), SPI interface, rail-to-rail output, higher bandwidth (3 MHz at G=1) | Requires SPI host controller; supports faster settling (1.5 µs) but lacks ±40V input protection | Choose for high-speed, microcontroller-based systems needing SPI control and wider bandwidth; add external protection if over-voltage risk exists |
Compared with INA128UA and AD8253ARMZ, PGA204AU/1K uniquely combines TTL/CMOS-compatible parallel gain control, integrated ±40V input protection, and laser-trimmed DC precision in a cost-optimized SOIC-16 package - making it optimal for industrial DAQ where robustness and simplicity outweigh SPI complexity or ultra-low power needs.
Availability
PGA204AU/1K is available at Aetrix Electronics and suitable for data acquisition systems, medical instrumentation, general-purpose analog boards, and industrial sensor interfaces requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for PGA204AU/1K includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments acquired Burr-Brown in 2000 and maintains full product support, manufacturing, and qualification for legacy precision analog ICs including the PGA204 series.
The PGA204 product line was designed specifically for high-accuracy, digitally configurable sensor signal conditioning in industrial and medical instrumentation - emphasizing DC precision, input ruggedness, and ease of integration over high-speed performance.
FAQ
What gain settings does the PGA204AU/1K support, and how are they selected?
The PGA204AU/1K supports four discrete gain settings: 1, 10, 100, and 1000 V/V. These are selected using two TTL/CMOS-compatible digital inputs - A0 (pin 15) and A1 (pin 16) - with logic states decoded per the datasheet table (e.g., A1A0 = 11 selects G=1000). PGA204AU/1K has no internal latch; gain changes occur immediately upon input transition, with settling time dependent on selected gain (e.g., 1000 µs for 0.1% at G=1000).
Does the PGA204AU/1K require an external logic supply voltage for its digital inputs?
No, the PGA204AU/1K does not require a separate logic supply. Its digital inputs (A0, A1, and Digital Ground) operate from the same ±4.5V to ±18V analog supplies. Digital Ground (pin 14) may be connected to V– or system ground, and logic "1" is defined as ≥2V above Digital Ground potential. PGA204AU/1K draws ~1.3 mA through Digital Ground, so a dedicated low-impedance return path is recommended.
How is the output of the PGA204AU/1K referenced, and why is the Ref pin critical?
The output voltage of the PGA204AU/1K is referenced to the Ref pin (pin 10), not to ground or V–. This allows level-shifting and isolated referencing in multi-channel or floating systems. PGA204AU/1K requires a low-impedance connection (<5 Ω) to Ref - otherwise, CMRR degrades significantly (e.g., to ~80 dB at G=1). A buffered voltage or clean ground should drive Ref; direct connection to noisy digital ground compromises performance.
Can the PGA204AU/1K be used with single-supply operation?
The PGA204AU/1K is specified for dual-supply operation (±4.5V to ±18V) and is not characterized for true single-supply use. While it may function with asymmetric rails (e.g., +15V/0V), the input common-mode range and output swing become severely limited - especially at high gains. For single-supply applications, TI recommends alternatives like the INA333 or AD8237. PGA204AU/1K's design assumes symmetrical rails to achieve its full ±12.7V input range and ±10V output swing.
What is the purpose of the Feedback pin (pin 12) on the PGA204AU/1K?
The Feedback pin (pin 12) on the PGA204AU/1K must be connected directly to the main output (VO, pin 11) for standard operation. This connection closes the internal feedback loop of the output difference amplifier (A3). It also enables remote sensing: routing the Feedback trace to the load instead of VO improves accuracy by compensating for IR drops in output traces - a capability unique to the PGA204AU/1K's three-op-amp topology.
PGA204AU/1K Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Amplifier Type:
- Instrumentation
- Number of Circuits:
- 1
- Output Type:
- -
- Slew Rate:
- 0.7V/µs
- Gain Bandwidth Product:
- -
- -3db Bandwidth:
- 1 MHz
- Current - Input Bias:
- 500 pA
- Voltage - Input Offset:
- 25 µV
- Current - Supply:
- 5.2mA
- Current - Output / Channel:
- 23 mA
- Voltage - Supply Span (Min):
- 9 V
- Voltage - Supply Span (Max):
- 36 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
PGA204AU/1K FAQ
1.How can I place an order for PGA204AU/1K through Aetrix?
Please submit a Request for Quotation (RFQ) for PGA204AU/1K on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PGA204AU/1K reliable?
The price and inventory of PGA204AU/1K are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PGA204AU/1K is usually 5 days.
3.What payment methods are accepted for PGA204AU/1K?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PGA204AU/1K transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PGA204AU/1K?
PGA204AU/1K orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PGA204AU/1K order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PGA204AU/1K?
For technical support, including PGA204AU/1K datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PGA204AU/1K requirements.
6.How does Aetrix verify that PGA204AU/1K is sourced from the original manufacturer or authorized distributors?
All PGA204AU/1K products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PGA204AU/1K meets industry standards.
7.What is the process for return or replacement of PGA204AU/1K?
All PGA204AU/1K units undergo pre-shipment inspection (PSI). If there is an issue with PGA204AU/1K, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PGA204AU/1K part is unused and in its original packaging.
Return procedure for PGA204AU/1K:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PGA204AU/1K Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

