Texas Instruments PGA204AU/1KG4
- Part No.:
- PGA204AU/1KG4
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
PGA204AU/1KG4.pdf
- Description:
- IC INST AMP 1 CIRCUIT 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,058
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PGA204AU/1KG4 from Texas Instruments (formerly Burr-Brown) is a digitally programmable-gain instrumentation amplifier with gain settings of 1, 10, 100, and 1000 V/V, ±50 µV max input offset voltage, 0.25 µV/°C drift, and 16-pin SOIC (DW) surface-mount package rated for –40°C to +85°C operation. It delivers high common-mode rejection (115 dB at G=1000), operates from ±4.5V to ±18V supplies, and is used in precision data acquisition systems requiring stable, low-drift analog signal conditioning.
For engineers reviewing the PGA204AU/1KG4 datasheet, PGA204AU/1KG4 pinout, PGA204AU/1KG4 application, or PGA204AU/1KG4 equivalent, key selection criteria include its four discrete gain states, laser-trimmed offset performance, over-voltage protected inputs (±40 V), digital address interface (A0/A1), and compatibility with TTL/CMOS logic without external supply.
Technical Context
The PGA204AU/1KG4 implements a three-op-amp instrumentation architecture with digitally selected internal feedback networks (25 kΩ resistors per stage), enabling precise gain switching via two TTL/CMOS-compatible address lines (A0, A1). Its input stage (A1/A2) provides high impedance (10¹⁰ Ω || 6 pF) and ±40 V safe input voltage tolerance, while the output stage (A3) features rail-to-rail–capable swing limited by ±1.5 V from rails at ±15 V supplies.
Gain selection is immediate and unlatched - changes in A0/A1 logic directly reconfigure the feedback network, with settling time ranging from 22 µs (G=1) to 1300 µs (G=1000) to 0.01% accuracy. Internal laser trimming ensures low offset drift and high CMRR across all gains, and the Ref pin allows output offset adjustment independent of gain setting.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gain Options | 1, 10, 100, 1000 V/V - discrete, digitally selected via A0/A1; no interpolation or analog tuning. |
| Input Offset Voltage | ±50 µV max (RTI) - enables sub-mV-level DC measurement accuracy without external nulling in most applications. |
| Offset Drift | 0.25 µV/°C max - ensures <±2 µV total drift over full –40°C to +85°C range, critical for unattended industrial sensors. |
| CMRR | 115 dB at G=1000 - rejects >99.9997% of common-mode interference in high-noise environments like motor drives. |
| Supply Range | ±4.5 V to ±18 V - supports battery-powered (±5 V) and industrial (±15 V) rails without level-shifting circuitry. |
| Bandwidth | 1 kHz at G=1000 - defines maximum usable signal frequency before –3 dB attenuation; sufficient for ECG, strain gauge, and thermocouple outputs. |
| Quiescent Current | ±6.5 mA max - enables low-power system design when paired with sleep-controlled digital logic. |
Pinout & Package
SOL-16 (SOIC-DW) surface-mount package, 16-pin, RoHS-compliant, MSL Level-3 (260°C peak reflow, 168 hr floor life).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (VO1) | Output Stage 1 Output | Primary amplified output; connects internally to pin 11 (VO) and externally to feedback pin 12 for closed-loop stability. |
| 4 (V–IN) | Inverting Input | Differential input node; protected to ±40 V; requires bias current return path (e.g., matched resistors to ground or Ref). |
| 5 (V+IN) | Non-inverting Input | Differential input node; same protection and bias requirements as V–IN; forms core instrumentation pair with pin 4. |
| 6, 7 (VOS Adj) | Offset Adjustment Terminals | Two pins for external trim potentiometer (200kΩ–1MΩ); adjusts input-stage offset only; not for sensor/system offset correction. |
| 8 (V–) | Negative Power Supply | Analog ground reference for internal amplifiers; must be low-impedance and separate from digital ground to avoid CMRR degradation. |
| 9 (VO2) | Output Stage 2 Output | Secondary output; unused in standard configuration but available for dual-output or differential-sense topologies. |
| 10 (Ref) | Output Reference | Defines output DC level; must be connected to low-impedance node (≤5 Ω) to maintain >110 dB CMRR; enables offset injection. |
| 11 (VO) | Main Output | Final buffered output; tied to VO1 (pin 1); intended for load connection and feedback loop closure (pin 12). |
| 12 (Feedback) | Output Feedback Sense | Must connect to VO (pin 11); enables remote sensing at load to eliminate PCB trace resistance errors. |
| 13 (V+) | Positive Power Supply | Analog supply rail; decoupling capacitor (1 µF) required near pin for noise immunity and stability. |
| 14 (Digital Ground) | Digital Reference | Logic ground reference for A0/A1; carries ~1.3 mA; must be routed separately from analog ground to prevent coupling. |
| 15 (A0), 16 (A1) | Gain Address Inputs | TTL/CMOS-compatible digital inputs; define gain per truth table (00=1×, 01=10×, 10=100×, 11=1000×); not latched. |
Key Features
| Feature | Design Value |
|---|---|
| Digitally programmable gain | Four precise, factory-trimmed gain ratios (1/10/100/1000) selected by two logic inputs-eliminates manual gain-switching components and layout complexity. |
| Over-voltage protected inputs | Withstands ±40 V on either input without damage or latch-up-even with no power applied-enabling direct connection to industrial transducers and field wiring. |
| Laser-trimmed offset and drift | ±50 µV max offset and 0.25 µV/°C drift achieved via on-chip trimming-reduces or eliminates need for external calibration in medical and test equipment. |
| No logic supply required | Digital interface operates from analog supplies only; A0/A1 accept 0 V to V+ logic levels referenced to pin 14-simplifies power domain partitioning. |
| Internal feedback network | Monolithic 25 kΩ resistor arrays replace external gain-setting resistors-ensures ratio matching, temperature tracking, and long-term stability without board-level component variation. |
Applications
| Medical Instrumentation | Data Acquisition Systems |
|---|---|
Use Scenario: Amplifying low-level biopotential signals (ECG, EEG) from dry electrodes with high common-mode interference from 50/60 Hz mains. IC Role / Device Role / Timing Role: Precision front-end instrumentation amplifier providing programmable gain, high CMRR, and input over-voltage protection during patient lead disconnection events. Use Value: Enables single-device gain scaling across multiple physiological signal ranges while maintaining <1 µV input-referred noise and ±40 V fault tolerance. | Use Scenario: Conditioning sensor outputs (strain gauges, RTDs) in modular PLC analog input modules operating in electrically noisy factory environments. IC Role / Device Role / Timing Role: Programmable-gain signal conditioner interfacing bridge sensors to 16-bit ADCs; gain selected dynamically via microcontroller GPIOs. Use Value: Eliminates external gain-resistor networks and relays, reducing BOM count and improving thermal stability of measurement chains across –40°C to +85°C. |
| General Purpose Analog Boards | Industrial Sensor Interfaces |
Use Scenario: Building flexible benchtop test equipment (e.g., universal sensor simulator) where users select gain via DIP switches or software. IC Role / Device Role / Timing Role: Core programmable gain block accepting TTL-level switch/jumper inputs; supports both manual and automated gain control modes. Use Value: Simplifies hardware design with pin-strapped A0/A1 logic and eliminates need for external level shifters or isolated digital interfaces. | Use Scenario: Isolating and scaling 4–20 mA loop-powered transmitter outputs in hazardous-area signal conditioners with intrinsic safety barriers. IC Role / Device Role / Timing Role: High-impedance, low-drift gain stage converting current-loop voltage drops into clean, scaled analog outputs for isolation amplifiers. Use Value: Provides ±40 V input tolerance to survive loop-wire transients and 0.25 µV/°C drift to meet IEC 61000-4-4 surge immunity and long-term calibration stability requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar programmable-gain instrumentation amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| INA128UA | Fixed-gain (5–10,000 V/V via external resistor), lower bandwidth (1.3 MHz at G=100), no digital gain control, higher offset (125 µV max). | Requires external gain resistor and manual calibration; unsuitable for dynamic gain switching or embedded firmware control. | Select when cost-sensitive, fixed-gain, high-bandwidth applications dominate and digital control is unnecessary. |
| AD8253ARMZ | Pin-compatible 16-pin SOIC, SPI interface (not parallel A0/A1), wider gain range (1–1000 V/V in 1–2–5 steps), lower noise (8 nV/√Hz), higher supply current (10 mA). | Requires SPI controller and firmware driver; better for systems needing >4 gain states or synchronized multi-channel gain updates. | Select when digital bus integration, finer gain resolution, or lower noise is prioritized over simple GPIO-based addressing. |
Compared with INA128UA and AD8253ARMZ, PGA204AU/1KG4 offers the unique combination of parallel digital gain control, ±40 V input protection, and laser-trimmed 0.25 µV/°C drift in a mature, widely supported SOIC package-making it optimal for cost-constrained, field-deployed instrumentation where reliability and ease of integration outweigh advanced digital features.
Availability
PGA204AU/1KG4 is available at Aetrix Electronics and suitable for medical instrumentation, industrial data acquisition systems, and general-purpose analog boards requiring stable component supply, long-lifecycle support, and guaranteed traceability.
Supply support for PGA204AU/1KG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments acquired Burr-Brown in 2000 and maintains full production, documentation, and technical support for legacy precision analog products including the PGA204 series.
The PGA204 product line was designed specifically for high-accuracy, low-drift signal conditioning in data acquisition and sensor interface applications where programmable gain, input protection, and minimal calibration effort are essential.
FAQ
What gain settings does the PGA204AU/1KG4 support, and how are they selected?
The PGA204AU/1KG4 supports four discrete gain settings: 1, 10, 100, and 1000 V/V. These are selected using two TTL/CMOS-compatible digital address inputs, A0 (pin 15) and A1 (pin 16), with logic states interpreted per the truth table (00 = 1×, 01 = 10×, 10 = 100×, 11 = 1000×). The PGA204AU/1KG4 does not require a separate logic supply-the digital ground (pin 14) serves as the reference, and inputs tolerate voltages from V– to V+.
Does the PGA204AU/1KG4 require external resistors for gain setting?
No, the PGA204AU/1KG4 integrates precision 25 kΩ feedback resistors internally and uses laser trimming to ensure accurate, temperature-stable gain ratios. External resistors are unnecessary for basic operation. The PGA204AU/1KG4 only requires external connections for power supplies, inputs, output, Ref, and digital address lines-no gain-setting components are needed on the PCB.
Can the PGA204AU/1KG4 operate from a single supply?
No, the PGA204AU/1KG4 is a dual-supply instrumentation amplifier requiring both positive (V+, pin 13) and negative (V–, pin 8) rails. It operates from ±4.5 V to ±18 V. While the Ref pin (pin 10) can be biased to a mid-supply voltage to enable pseudo-single-supply output swing, the internal op-amps require true bipolar supplies to function correctly. Attempting single-supply operation will result in undefined behavior or failure.
What is the purpose of the two VOS Adj pins (6 and 7) on the PGA204AU/1KG4?
Pins 6 and 7 (VOS Adj) provide access to the input-stage offset adjustment network. A single external potentiometer (200 kΩ to 1 MΩ) connected between these pins and V– allows fine-tuning of input-stage offset voltage-typically performed at highest gain (G=1000) with inputs shorted. This adjustment does not affect output-stage offset or temperature drift of the PGA204AU/1KG4, and should not be used to correct sensor or system-level offsets.
Is the PGA204AU/1KG4 pin-compatible with other PGA204 variants like PGA204AP or PGA204BU?
Yes, the PGA204AU/1KG4 shares identical pinout and electrical specifications with all PGA204 family members (e.g., PGA204AP, PGA204BP, PGA204BU), differing only in package type (SOIC-DW vs. PDIP) and temperature rating. All use the same 16-pin layout, gain logic, and functional behavior. However, thermal characteristics (θJA = 80°C/W) and reflow profile (MSL Level-3) apply specifically to the PGA204AU/1KG4's SOIC package.
PGA204AU/1KG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Amplifier Type:
- Instrumentation
- Number of Circuits:
- 1
- Output Type:
- -
- Slew Rate:
- 0.7V/µs
- Gain Bandwidth Product:
- -
- -3db Bandwidth:
- 1 MHz
- Current - Input Bias:
- 500 pA
- Voltage - Input Offset:
- 25 µV
- Current - Supply:
- 5.2mA
- Current - Output / Channel:
- 23 mA
- Voltage - Supply Span (Min):
- 9 V
- Voltage - Supply Span (Max):
- 36 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
PGA204AU/1KG4 FAQ
1.How can I place an order for PGA204AU/1KG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for PGA204AU/1KG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PGA204AU/1KG4 reliable?
The price and inventory of PGA204AU/1KG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PGA204AU/1KG4 is usually 5 days.
3.What payment methods are accepted for PGA204AU/1KG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PGA204AU/1KG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PGA204AU/1KG4?
PGA204AU/1KG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PGA204AU/1KG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PGA204AU/1KG4?
For technical support, including PGA204AU/1KG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PGA204AU/1KG4 requirements.
6.How does Aetrix verify that PGA204AU/1KG4 is sourced from the original manufacturer or authorized distributors?
All PGA204AU/1KG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PGA204AU/1KG4 meets industry standards.
7.What is the process for return or replacement of PGA204AU/1KG4?
All PGA204AU/1KG4 units undergo pre-shipment inspection (PSI). If there is an issue with PGA204AU/1KG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PGA204AU/1KG4 part is unused and in its original packaging.
Return procedure for PGA204AU/1KG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PGA204AU/1KG4 Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

