My Inquiry
My Account
Texas Instruments PGA204BU
- Part No.:
- PGA204BU
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
PGA204BU.pdf
- Description:
- IC INST AMP 1 CIRCUIT 16SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:441
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PGA204BU from Burr-Brown (now Texas Instruments) is a digitally programmable gain instrumentation amplifier with four precision gain settings-1, 10, 100, and 1000 V/V-selected via TTL/CMOS-compatible A0/A1 address inputs. It features ±50 µV max input-referred offset voltage, 0.25 µV/°C drift, 2 nA max input bias current, and operates from ±4.5 V to ±18 V supplies. It is used in high-accuracy data acquisition systems where sensor signal conditioning requires stable, switchable gain without external resistors.
For engineers reviewing the PGA204BU datasheet, PGA204BU pinout, PGA204BU application, or PGA204BU equivalent, key selection criteria include its laser-trimmed offset performance across temperature, ±40 V input overvoltage protection, SOL-16 surface-mount package compatibility, and guaranteed 115 dB CMRR at G=1000 for medical and industrial analog front-ends.
Technical Context
The PGA204BU integrates three op-amps (A1, A2, A3) in a classic three-op-amp instrumentation topology with digitally switched internal 25 kΩ feedback resistor networks. Gain selection directly configures the ratio between input-stage feedback and output-stage gain-setting resistors, enabling precise, monotonic gain steps without external components.
Its input stage includes overvoltage protection diodes per input, allowing safe operation up to ±40 V even with no power applied. The Ref pin establishes output reference level, while Feedback (pin 12) must be connected to VO (pin 11) for standard operation-enabling remote sensing at the load for improved accuracy in noisy environments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gain Settings | 1, 10, 100, 1000 V/V - digitally selected via A0/A1; no external resistors required |
| Input Offset Voltage | ±50 µV max at +25°C - enables sub-0.01% accuracy in 10 mV full-scale sensor measurements |
| Offset Drift | 0.25 µV/°C max - ensures < ±2 µV total drift over –40°C to +85°C operating range |
| CMRR | 115 dB min at G=1000 - rejects common-mode noise in bridge-based strain gauge or thermocouple interfaces |
| Bandwidth | 1 kHz at G=1000 - supports DC–1 kHz sensor signals with <0.1% gain error |
| Supply Range | ±4.5 V to ±18 V - compatible with single-supply systems using charge pumps or dual-rail regulators |
| Input Protection | ±40 V absolute max - survives transient overvoltage without latch-up or damage, even unpowered |
Pinout & Package
SOL-16 surface-mount package (SOIC-DW), 16-pin, RoHS-compliant, MSL Level-3 (260°C peak reflow), –40°C to +85°C specified operating range.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (VO1) | Output of first input amplifier (A1) | Internal node; not user-accessible; used for internal feedback path |
| 2, 3 (NC) | No internal connection | Unbonded die pads; must remain floating or grounded per layout best practice |
| 4 (V–IN) | Inverting input terminal | Differential input node; accepts signals within ±12.7 V common-mode range at G=1 |
| 5 (V+IN) | Non-inverting input terminal | Differential input node; paired with V–IN for bridge or transducer interfacing |
| 6, 7 (VOS Adj) | Input offset trim terminals | Laser-trimmed; external 200kΩ–1MΩ potentiometer enables ±250 µV input offset adjustment |
| 8 (V–) | Negative power supply rail | Must be decoupled locally; digital ground return path must be isolated from analog ground |
| 9 (VO2) | Output of second input amplifier (A2) | Internal node; not user-accessible; part of differential input stage |
| 10 (Ref) | Output reference terminal | Defines output common-mode level; must connect to low-impedance ground or reference source |
| 11 (VO) | Main output terminal | Amplified differential output; swing limited to (V+)–1.3 V / (V–)+1.3 V at ±15 V supplies |
| 12 (Feedback) | Output feedback terminal | Must connect directly to VO (pin 11); enables remote-sense configuration for load regulation |
| 13 (V+) | Positive power supply rail | Must be decoupled locally with ≥1 µF ceramic capacitor near pin |
| 14 (Dig. Ground) | Digital logic ground reference | Separate from analog ground; carries ~1.3 mA digital current; requires dedicated return path |
| 15 (A0) | Gain select address bit 0 | TTL/CMOS-compatible; logic "1" = >2 V above Dig. Ground; uncommitted pins default to G=1 |
| 16 (A1) | Gain select address bit 1 | TTL/CMOS-compatible; controls gain per truth table: A1A0 = 00→G=1, 01→G=10, 10→G=100, 11→G=1000 |
Key Features
| Feature | Design Value |
|---|---|
| Laser-trimmed offset and drift | Enables factory-calibrated accuracy without system-level trimming; reduces calibration labor in production test |
| Digital gain control without logic supply | A0/A1 interface directly to 3.3 V or 5 V microcontrollers-no separate VLOGIC rail required |
| ±40 V input overvoltage protection | Eliminates need for external clamping diodes or series resistors in industrial I/O modules |
| 115 dB CMRR at G=1000 | Supports high-resolution measurements on noisy PCBs or long sensor cables without guard traces |
| SOL-16 surface-mount package | Enables automated assembly and higher board density vs. DIP; qualified for industrial reflow profiles |
Applications
| Strain Gauge Bridge Interface | Medical ECG Signal Conditioning |
|---|---|
Use Scenario: Amplifying µV-level differential outputs from Wheatstone bridges in load cells or pressure sensors under varying EMI conditions. IC Role / Device Role / Timing Role: Programmable gain instrumentation amplifier providing selectable gain (1–1000×) and rejection of common-mode noise from motor drives or switching power supplies. Use Value: Laser-trimmed 0.25 µV/°C drift ensures stable zero-point over temperature; ±40 V input tolerance prevents damage during sensor cable hot-plug events. | Use Scenario: Conditioning low-amplitude, high-impedance biopotential signals from patient electrodes before ADC sampling. IC Role / Device Role / Timing Role: Front-end gain stage with adjustable sensitivity (G=10 for baseline, G=100 for low-amplitude leads) and ultra-low input bias current (<2 nA) to minimize electrode polarization error. Use Value: 115 dB CMRR at G=100 suppresses 60 Hz mains interference; SOL-16 footprint supports compact, multi-channel portable ECG designs. |
| Industrial Data Acquisition Module | Programmable Sensor Transmitter |
Use Scenario: Modular DAQ card supporting multiple sensor types (thermocouples, RTDs, voltage inputs) via software-configurable gain per channel. IC Role / Device Role / Timing Role: Digitally reconfigurable analog front-end that adapts gain in real time based on input range detection or host command. Use Value: Settling time of 1000 µs at G=1000 allows <1 ms channel switching; digital inputs interface directly to FPGA GPIO without level shifters. | Use Scenario: Two-wire 4–20 mA transmitter where sensor gain must be calibrated per unit during manufacturing or field commissioning. IC Role / Device Role / Timing Role: Precision gain block whose A0/A1 lines are tied to EEPROM-configured jumpers or microcontroller outputs to set fixed gain per device variant. Use Value: Input offset trim capability (pins 6/7) enables end-of-line calibration to meet <0.05% FSR accuracy specs without trimming external resistors. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar programmable-gain instrumentation amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| INA128UA | Fixed gain (5–10,000 V/V via single external resistor); no digital gain control; lower quiescent current (1.5 mA) | Requires manual resistor change for gain adjustment; unsuitable for dynamic gain switching | Select when gain is static per design and lowest power is critical; avoid if A0/A1 digital control is needed |
| AD8253ARMZ | Digitally programmable (1–100× in 10× steps); SPI interface; integrated reference buffer; 10 µV offset | Requires SPI bus and external clock; higher cost; superior noise but narrower gain range than PGA204BU | Select for SPI-based systems needing finer gain resolution and better DC specs; avoid for simple TTL/CMOS address control |
Compared with INA128UA and AD8253ARMZ, the PGA204BU uniquely delivers TTL/CMOS-compatible parallel gain selection with laser-trimmed 50 µV offset in a legacy-proven SOIC package-making it optimal for cost-sensitive, pin-constrained industrial DAQ boards requiring robust ±40 V input tolerance and no microcontroller firmware overhead.
Availability
PGA204BU is available at Aetrix Electronics and suitable for industrial data acquisition, medical instrumentation, and sensor transmitter designs requiring stable component supply, long-term lifecycle support, and RoHS-compliant surface-mount packaging.
Supply support for PGA204BU includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Burr-Brown Corporation, acquired by Texas Instruments in 2000, specialized in high-precision analog signal conditioning ICs for measurement and control systems.
The PGA204BU belongs to Burr-Brown's programmable gain instrumentation amplifier product line, designed specifically for applications demanding accurate, digitally selectable amplification of low-level sensor signals in harsh electrical environments.
FAQ
What gain settings does the PGA204BU support, and how are they selected?
The PGA204BU supports four discrete gain settings: 1, 10, 100, and 1000 V/V. These are selected using two digital address inputs-A0 (pin 15) and A1 (pin 16)-with logic levels referenced to the dedicated Digital Ground (pin 14). The gain mapping follows the truth table: A1A0 = 00 → G=1, 01 → G=10, 10 → G=100, 11 → G=1000. No external clock or serial interface is required-gain changes occur immediately upon address transition.
Does the PGA204BU require an external logic supply voltage?
No, the PGA204BU does not require a separate logic supply. Its A0 and A1 inputs are TTL/CMOS-compatible and operate referenced to the Digital Ground (pin 14), which can be connected to system ground or any potential between V– and (V+)–4 V. Logic "1" is defined as >2 V above Digital Ground; logic "0" draws only ~1 µA. This eliminates the need for level shifters or auxiliary rails when interfacing with 3.3 V or 5 V microcontrollers.
What is the purpose of the Feedback (pin 12) and Ref (pin 10) terminals on the PGA204BU?
Pin 12 (Feedback) must be connected to pin 11 (VO) for standard operation; this completes the internal output-stage feedback loop. However, it can be routed to the load instead to enable remote sensing-compensating for voltage drop across PCB traces or connectors. Pin 10 (Ref) sets the output common-mode level; it must connect to a low-impedance reference (typically ground) to maintain CMRR. A series resistance >5 Ω degrades CMRR to ~80 dB at G=1, so direct, low-inductance connection is mandatory.
Can the PGA204BU operate with supply voltages below ±15 V?
Yes, the PGA204BU is fully specified from ±4.5 V to ±18 V. At ±4.5 V, it maintains functional gain accuracy and CMRR, though output swing reduces to approximately ±3 V. Quiescent current remains stable (~5.2 mA), and input common-mode range shrinks proportionally. This makes the PGA204BU suitable for battery-powered portable instruments where low-voltage operation is essential-provided output headroom and signal range requirements are verified per gain setting.
How is input offset voltage trimmed on the PGA204BU?
The PGA204BU provides two dedicated offset trim terminals (pins 6 and 7) for adjusting input-stage offset. To trim, configure the device at its highest gain (G=1000), short both inputs to ground, and adjust an external 200 kΩ–1 MΩ potentiometer between pins 6 and 7 until VO = 0 V. This procedure nulls input-stage offset without degrading drift performance. Output-stage offset may be trimmed separately at G=1 using the Ref pin, but only after input offset is nulled.
PGA204BU Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Amplifier Type:
- Instrumentation
- Number of Circuits:
- 1
- Output Type:
- -
- Slew Rate:
- 0.7V/µs
- Gain Bandwidth Product:
- -
- -3db Bandwidth:
- 1 MHz
- Current - Input Bias:
- 500 pA
- Voltage - Input Offset:
- 10 µV
- Current - Supply:
- 5.2mA
- Current - Output / Channel:
- 23 mA
- Voltage - Supply Span (Min):
- 9 V
- Voltage - Supply Span (Max):
- 36 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
PGA204BU FAQ
1.How can I place an order for PGA204BU through Aetrix?
Please submit a Request for Quotation (RFQ) for PGA204BU on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PGA204BU reliable?
The price and inventory of PGA204BU are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PGA204BU is usually 5 days.
3.What payment methods are accepted for PGA204BU?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PGA204BU transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PGA204BU?
PGA204BU orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PGA204BU order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PGA204BU?
For technical support, including PGA204BU datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PGA204BU requirements.
6.How does Aetrix verify that PGA204BU is sourced from the original manufacturer or authorized distributors?
All PGA204BU products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PGA204BU meets industry standards.
7.What is the process for return or replacement of PGA204BU?
All PGA204BU units undergo pre-shipment inspection (PSI). If there is an issue with PGA204BU, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PGA204BU part is unused and in its original packaging.
Return procedure for PGA204BU:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PGA204BU Tags
-
LM358DT
STMicroelectronics
-
LM358DR
Texas Instruments
-
LM2904DR
Texas Instruments
-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments
-
MCP6006T-E/OT
Microchip Technology
-
MCP6006UT-E/OT
Microchip Technology
-
LM324PWR
Texas Instruments
-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments
-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
