Texas Instruments PGA204BU/1K
- Part No.:
- PGA204BU/1K
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
PGA204BU/1K.pdf
- Description:
- IC INST AMP 1 CIRCUIT 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,073
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PGA204BU/1K from Texas Instruments (formerly Burr-Brown) is a digitally programmable gain instrumentation amplifier (PGIA) with four discrete gain settings (1, 10, 100, 1000 V/V), laser-trimmed input offset voltage ≤50 µV, and ±40 V input over-voltage protection. It operates from ±4.5 V to ±18 V supplies and is used in precision data acquisition systems requiring high common-mode rejection (115 dB at G=1000) and low drift (0.25 µV/°C).
For engineers reviewing the PGA204BU/1K datasheet, PGA204BU/1K pinout, PGA204BU/1K application, or PGA204BU/1K equivalent, key selection criteria include gain-switching settling time (1000 µs at G=1000), SOIC-16 surface-mount package compatibility, input bias current ≤2 nA, and operation across –40°C to +85°C industrial temperature range.
Technical Context
The PGA204BU/1K integrates three op-amp stages (A1/A2 input differential pair, A3 output difference amplifier) with digitally selected thin-film resistor networks for gain control. Gain is set via TTL/CMOS-compatible A0 and A1 address inputs without requiring a separate logic supply.
Its architecture includes internal over-voltage protection on both inputs, laser-trimmed offset and drift, and feedback connection (Pin 12 → Pin 11) enabling remote-sense accuracy. Input impedance exceeds 1010 Ω || 6 pF, and common-mode rejection is gain-dependent-reaching 115 dB at G=1000 with ∆RS=1 kΩ.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gain Settings | 1, 10, 100, 1000 V/V - digitally selectable via two logic inputs; no external resistors required. |
| Input Offset Voltage | ±50 µV max (RTI, TA=+25°C) - enables sub-100 µV system-level offset budgets in sensor front-ends. |
| CMRR | 115 dB at G=1000 - ensures accurate measurement of small differential signals in noisy industrial environments. |
| Bandwidth (–3 dB) | 1 kHz at G=1000 - supports DC-coupled, low-frequency precision applications like strain gauge or thermocouple readout. |
| Supply Voltage Range | ±4.5 V to ±18 V - allows battery-powered (±5 V) or industrial rail (±15 V) operation without level-shifting. |
| Input Over-Voltage Tolerance | ±40 V - protects against transients and miswiring in field-deployed instrumentation without external clamping. |
| Quiescent Current | ±6.5 mA typ - balances performance and power efficiency for always-on embedded DAQ modules. |
Pinout & Package
SOL-16 (SOIC-16) surface-mount package per TI package code DW; 10.3 mm × 7.5 mm footprint, 1.75 mm height, lead pitch 1.27 mm, RoHS-compliant NiPdAu finish, MSL Level-3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (VO1) | Output of first input stage (A1) | Internal node; not user-accessible - connects to internal feedback network. |
| 2, 3 (NC) | No internal connection | Unbonded die pads - must be left floating or grounded per layout best practice. |
| 4 (V–IN) | Inverting input | Differential input terminal; accepts signals within ±12.7 V common-mode range at G=1. |
| 5 (V+IN) | Non-inverting input | Differential input terminal; paired with Pin 4 for instrumentation-grade signal conditioning. |
| 6, 7 (VOS Adj) | Input offset trim terminals | Laser-trimmed during manufacture; external adjustment optional using 200kΩ–1MΩ potentiometer. |
| 8 (V–) | Negative power supply | Must be connected to stable negative rail; digital ground return path must be isolated from analog ground. |
| 9 (VO2) | Output of second input stage (A2) | Internal node; not user-accessible - connects to internal feedback network. |
| 10 (Ref) | Output reference | Defines output common-mode level; must be low-impedance (≤5 Ω) to maintain CMRR >100 dB. |
| 11 (VO) | Main output | Final amplified output; routed to Pin 12 for feedback to ensure closed-loop stability and accuracy. |
| 12 (Feedback) | Output feedback connection | Must be shorted to Pin 11; enables remote sensing at load to compensate for PCB trace IR drop. |
| 13 (V+) | Positive power supply | Must be decoupled with ≥1 µF ceramic capacitor near pin; supports ±4.5 V to ±18 V operation. |
| 14 (Digital Ground) | Digital reference for A0/A1 | May be tied to analog ground or V–; carries ~1.3 mA current - requires dedicated low-impedance return path. |
| 15 (A0) | LSB gain select input | TTL/CMOS-compatible; logic "1" = VDG +2 V to V+, logic "0" = V– to VDG +0.8 V. |
| 16 (A1) | MSB gain select input | Same logic thresholds as A0; gain decoding: 00=1×, 01=10×, 10=100×, 11=1000×. |
Key Features
| Feature | Design Value |
|---|---|
| Digitally programmable gain | Four precise, factory-calibrated gains (1/10/100/1000) selected by two logic lines - eliminates manual gain-switching relays or DAC-based analog solutions. |
| Laser-trimmed offset & drift | 50 µV max input offset and 0.25 µV/°C drift - reduces calibration frequency and improves long-term measurement stability in medical or test equipment. |
| Integrated over-voltage protection | Withstands ±40 V on either input independently - removes need for external TVS diodes or series resistors in harsh EMI environments. |
| High input impedance | 1010 Ω || 6 pF differential and common-mode - preserves signal integrity when interfacing high-Z sensors (e.g., piezoelectric, pH electrodes). |
| Single-supply logic interface | No separate VLOGIC required - A0/A1 accept standard 0 V / 5 V or 0 V / 3.3 V logic levels referenced to digital ground (Pin 14). |
Applications
| Data Acquisition Systems | Medical Instrumentation |
|---|---|
Use Scenario: High-resolution analog input module in modular DAQ chassis acquiring signals from load cells, RTDs, and bridge sensors. IC Role / Device Role / Timing Role: Primary signal-conditioning stage providing programmable gain, high CMRR, and rail-to-rail compatible output swing. Use Value: Enables single hardware design to support multiple sensor full-scale ranges without component changes or firmware reconfiguration. | Use Scenario: Front-end amplifier in portable ECG monitor amplifying microvolt-level cardiac signals amid 50/60 Hz mains interference. IC Role / Device Role / Timing Role: Precision instrumentation amplifier rejecting common-mode noise while preserving ST-segment morphology at G=1000. Use Value: Achieves >110 dB CMRR at line frequency, reducing post-acquisition digital filtering burden and improving diagnostic confidence. |
| General Purpose Analog Boards | Industrial Process Monitoring |
Use Scenario: Configurable analog I/O section on PLC backplane supporting 4–20 mA loop receivers and thermocouple inputs. IC Role / Device Role / Timing Role: Programmable gain stage adapting sensor output to ADC input range while maintaining isolation integrity. Use Value: Eliminates need for multiple fixed-gain op-amp variants on BOM, simplifying inventory and board revision control. | Use Scenario: Signal conditioning for pressure transducers in oil & gas downhole telemetry systems exposed to wide temperature swings. IC Role / Device Role / Timing Role: Low-drift, high-reliability PGIA operating from –40°C to +85°C with minimal warm-up drift. Use Value: Maintains <±100 µV total offset error over full temperature range, ensuring repeatable calibration across seasonal ambient shifts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar programmable-gain instrumentation amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| INA128UA | Fixed gain (10–10,000 V/V via external RG); no digital gain control; lower quiescent current (700 µA); wider bandwidth (1200 kHz at G=100). | Requires manual resistor change or DAC-controlled RG for gain adjustment; unsuitable for rapid, software-controlled gain switching. | Select when gain is static per channel and ultra-low power is critical; avoid when real-time gain sequencing is needed. |
| AD8253ARMZ | Digitally programmable (1/10/100/1000 V/V); SPI interface (not parallel); integrated reference buffer; higher CMRR (120 dB at G=1000); 200 µV max offset. | Requires SPI host controller and additional decoupling; better suited for mixed-signal SoC integration than discrete microcontroller interfaces. | Select for SPI-based systems needing guaranteed monotonicity and enhanced reference drive capability; avoid for simple GPIO-driven designs. |
Compared with INA128UA and AD8253ARMZ, PGA204BU/1K provides direct TTL/CMOS parallel gain control without serial protocol overhead or external gain-setting components - making it optimal for cost-sensitive, microcontroller-based DAQ where deterministic, low-latency gain switching is required.
Availability
PGA204BU/1K is available at Aetrix Electronics and suitable for data acquisition systems, medical instrumentation, general-purpose analog boards, and industrial process monitoring requiring stable component supply, long-lifecycle support, and SOIC-16 surface-mount compatibility.
Supply support for PGA204BU/1K includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments acquired Burr-Brown in 2000 and maintains its precision analog portfolio, emphasizing high-accuracy signal chain components for industrial, medical, and test & measurement markets.
The PGA204BU/1K belongs to TI's legacy programmable gain instrumentation amplifier family, designed specifically for DC-coupled, low-frequency precision applications demanding laser-trimmed offset, robust input protection, and simplified digital gain control.
FAQ
What gain settings does the PGA204BU/1K support, and how are they selected?
The PGA204BU/1K supports four discrete gain settings: 1, 10, 100, and 1000 V/V. These are selected using two TTL/CMOS-compatible digital inputs - A0 (Pin 15) and A1 (Pin 16). The gain is decoded as follows: A1A0 = 00 → G=1, 01 → G=10, 10 → G=100, 11 → G=1000. No external logic supply is required, and gain changes take effect immediately upon input transition, with settling time dependent on selected gain (e.g., 1000 µs at G=1000).
Does the PGA204BU/1K require external components for basic operation?
Yes - the PGA204BU/1K requires external decoupling capacitors (≥1 µF ceramic) on both V+ (Pin 13) and V– (Pin 8) pins, a low-impedance connection (<5 Ω) from Ref (Pin 10) to system ground or reference plane, and a direct short between Feedback (Pin 12) and VO (Pin 11). Optional components include a 200kΩ–1MΩ potentiometer across VOS Adj pins (6 & 7) for fine offset trimming and pull-up resistors on A0/A1 if driven by open-collector logic.
What is the maximum safe input voltage for the PGA204BU/1K, and how does protection work?
The PGA204BU/1K safely withstands ±40 V on either input (V+IN or V–IN) independently - even with no power applied. Internal protection circuitry limits input current to ~1.5 mA during overload, preventing damage without external clamping diodes or series resistors. This behavior is confirmed in the Absolute Maximum Ratings table and validated by the "Input Bias Current vs Common-Mode Input Voltage" performance curve.
Can the PGA204BU/1K operate from a single supply, and what are the limitations?
No - the PGA204BU/1K requires dual symmetric supplies (e.g., ±5 V, ±12 V, ±15 V) and cannot operate from a single-ended supply. Its input common-mode range extends to ±12.7 V (at G=1), but output swing is rail-to-rail limited: VO = (V+) – 1.3 V (positive) and (V–) + 1.3 V (negative) under load. Attempting single-supply operation will result in input saturation and invalid output behavior.
How does the PGA204BU/1K handle offset voltage, and is trimming necessary?
The PGA204BU/1K features laser-trimmed input and output stage offsets, achieving ≤50 µV RTI max at +25°C and drift ≤0.25 µV/°C - sufficient for most precision applications without trimming. External adjustment via Pins 6/7 (VOS Adj) is optional and recommended only for systems requiring sub-10 µV residual offset. Improper trimming (e.g., nulling sensor offset instead of amplifier offset) can increase temperature drift by ~3.3 µV/°C per 1 mV adjusted.
PGA204BU/1K Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Amplifier Type:
- Instrumentation
- Number of Circuits:
- 1
- Output Type:
- -
- Slew Rate:
- 0.7V/µs
- Gain Bandwidth Product:
- -
- -3db Bandwidth:
- 1 MHz
- Current - Input Bias:
- 500 pA
- Voltage - Input Offset:
- 10 µV
- Current - Supply:
- 5.2mA
- Current - Output / Channel:
- 23 mA
- Voltage - Supply Span (Min):
- 9 V
- Voltage - Supply Span (Max):
- 36 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
PGA204BU/1K FAQ
1.How can I place an order for PGA204BU/1K through Aetrix?
Please submit a Request for Quotation (RFQ) for PGA204BU/1K on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PGA204BU/1K reliable?
The price and inventory of PGA204BU/1K are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PGA204BU/1K is usually 5 days.
3.What payment methods are accepted for PGA204BU/1K?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PGA204BU/1K transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PGA204BU/1K?
PGA204BU/1K orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PGA204BU/1K order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PGA204BU/1K?
For technical support, including PGA204BU/1K datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PGA204BU/1K requirements.
6.How does Aetrix verify that PGA204BU/1K is sourced from the original manufacturer or authorized distributors?
All PGA204BU/1K products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PGA204BU/1K meets industry standards.
7.What is the process for return or replacement of PGA204BU/1K?
All PGA204BU/1K units undergo pre-shipment inspection (PSI). If there is an issue with PGA204BU/1K, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PGA204BU/1K part is unused and in its original packaging.
Return procedure for PGA204BU/1K:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PGA204BU/1K Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

