Texas Instruments PGA205BU
- Part No.:
- PGA205BU
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
PGA205BU.pdf
- Description:
- IC INST AMP 1 CIRCUIT 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,302
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PGA205BU from Texas Instruments (formerly Burr-Brown) is a digitally programmable gain instrumentation amplifier (PGIA) with fixed binary gains of 1, 2, 4, and 8 V/V, ±40V input over-voltage protection, 50µV max input offset voltage, and operation from ±4.5V to ±18V supplies. It serves as the front-end signal conditioner in precision low-speed data acquisition systems where sensor-level signals require scalable amplification before ADC conversion.
For engineers reviewing the PGA205BU datasheet, PGA205BU pinout, PGA205BU application, or PGA205BU equivalent, key selection considerations include its 80–112 dB common-mode rejection across gain settings, 100 kHz bandwidth at G=8, 0.7 V/µs slew rate, and compatibility with TTL/CMOS logic without external level-shifting - all critical for medical sensor interfaces and industrial analog input modules.
Technical Context
The PGA205BU integrates three high-precision op amps (A1, A2, A3) in an instrumentation topology with digitally selected thin-film feedback resistors (25kΩ × 4). Gain is set via two unbuffered TTL/CMOS-compatible address inputs (A0, A1), with no latch required - changes take effect within 28 µs (0.01% settling at G=8).
It features dual over-voltage protection circuits per input, laser-trimmed input stage offset (±50 µV max), and output referenced to a dedicated Ref pin - requiring low-impedance grounding to maintain CMR. The internal digital ground (pin 14) sinks 1.3 mA and must be routed separately from analog ground to avoid coupling noise into the signal path.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gains | 1, 2, 4, 8 V/V - discrete binary steps enabling precise scaling without interpolation error |
| Input Offset Voltage | ±50 µV max (RTI) - ensures <0.005% FSR error at 10V full-scale with G=1 |
| CMRR | 95–112 dB (G=2 to 8) - maintains accuracy in noisy industrial environments with common-mode interference |
| Bandwidth (–3dB) | 100 kHz at G=8 - supports DC to ~10 kHz sensor signals (e.g., strain gauges, thermocouples) |
| Slew Rate | 0.7 V/µs - limits large-signal distortion during step transients in data logging applications |
| Supply Range | ±4.5V to ±18V - enables battery-powered (±5V) or rail-to-rail industrial (±15V) operation |
| Input Over-Voltage Tolerance | ±40V - protects against field-wiring faults and ESD without external clamping diodes |
Pinout & Package
SOL-16 surface-mount package (SOIC-DW, 16-pin), 10.3 mm × 7.5 mm body, 1.27 mm pitch, RoHS-compliant, MSL Level-3 (260°C peak reflow).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (VO1) | Output of first input amplifier (A1) | Internal node - not user-accessible; used only for internal feedback |
| 4 (V–IN) | Inverting input | Differential input terminal; accepts signals up to ±40V with protection active |
| 5 (V+IN) | Non-inverting input | Differential input terminal; matched impedance and protection to pin 4 |
| 6, 7 (VOS Adj) | Input offset trim terminals | Connect external potentiometer (200kΩ–1MΩ) to null input-stage offset at highest gain |
| 8 (V–) | Negative power supply | Must be decoupled locally; sinking path for internal bias currents |
| 9 (VO2) | Output of second input amplifier (A2) | Internal node - not user-accessible; used only for internal feedback |
| 10 (Ref) | Output reference | Output is referenced to this pin; must be connected to low-impedance ground (≤5 Ω) for >100 dB CMR |
| 11 (VO) | Main output | Amplified differential output: VO = G × (V+IN – V–IN) + VREF |
| 12 (Feedback) | Output feedback sense | Must connect directly to pin 11; enables remote sensing at load to cancel cable drop |
| 13 (V+) | Positive power supply | Must be decoupled locally; sourcing path for internal bias currents |
| 14 (Digital Ground) | Digital reference for A0/A1 | Sinks 1.3 mA; requires separate low-impedance return to avoid analog ground contamination |
| 15 (A0), 16 (A1) | Gain select address inputs | TTL/CMOS-compatible; logic "1" = >2V above pin 14; no pull-up needed if driven actively |
Key Features
| Feature | Design Value |
|---|---|
| Digitally selectable binary gain | 1/2/4/8 V/V via two logic lines - eliminates manual gain-switching hardware and reduces BOM count |
| Laser-trimmed input offset | ±50 µV max RTI - enables sub-0.1 mV absolute measurement accuracy without calibration in G=8 mode |
| Integrated ±40V input protection | No external diodes or series resistors required - preserves noise performance and input impedance (>10¹⁰ Ω) |
| Separate digital ground (pin 14) | 1.3 mA sink capability - isolates logic switching current from analog ground plane, preserving PSRR and CMRR |
| Output referenced to dedicated Ref pin | Enables level-shifting and offset injection (e.g., sensor biasing) without affecting common-mode rejection |
Applications
| Medical Sensor Interface | Industrial Analog Input Module |
|---|---|
Use Scenario: Amplifying low-level biopotential signals (ECG, EEG) from dry electrodes with variable source impedance and ambient EMI. IC Role / Device Role / Timing Role: Front-end PGIA providing programmable gain and high CMRR to reject 50/60 Hz mains interference before 24-bit sigma-delta ADC. Use Value: 112 dB CMRR at G=8 suppresses >99.99% of common-mode noise; ±40V tolerance prevents damage during patient lead disconnection events. | Use Scenario: Conditioning 4–20 mA loop sensor outputs and thermocouple voltages in PLC analog input cards operating in electrically noisy factory environments. IC Role / Device Role / Timing Role: Precision signal conditioner with configurable gain to match varying sensor spans while maintaining 16-bit effective resolution. Use Value: 0.002% FSR nonlinearity at G=8 ensures <1 LSB error across full temperature range (–40°C to +85°C); SOIC-16 package supports automated assembly. |
| Data Acquisition Front-End | Battery-Powered Test Equipment |
Use Scenario: Multi-channel DAQ system acquiring slow-varying physical parameters (pressure, humidity) with software-selectable gain per channel. IC Role / Device Role / Timing Role: Channel-isolated PGIA enabling dynamic range optimization without hardware reconfiguration. Use Value: 28 µs 0.01% settling at G=8 allows ≥35 kSPS per channel with full accuracy; digital control eliminates mechanical relays. | Use Scenario: Portable handheld multimeter or sensor logger powered by dual AA batteries (±3V effective after regulation). IC Role / Device Role / Timing Role: Low-supply-voltage instrumentation amplifier supporting ±4.5V minimum rails for extended battery life. Use Value: 5.2 mA quiescent current at ±4.5V enables >100 hours runtime; G=1 mode provides unity-gain buffer for high-Z sources without loading. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar programmable-gain instrumentation amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| INA128UA | Fixed gain (5–10000 V/V via external resistor); no digital gain control; lower CMRR (120 dB typ at G=100) | Requires manual gain resistor change; unsuitable for software-configurable systems | Select when gain is static and ultra-low noise (<1 nV/√Hz) is prioritized over digital control |
| AD8253ARMZ | Digitally programmable (1/10/100/1000 V/V); SPI interface; higher bandwidth (3 MHz at G=1); 20 µV max offset | Requires SPI bus and firmware support; better for high-speed DAQ but more complex integration | Select when higher speed, lower offset, or SPI-based system architecture justifies added software overhead |
Compared with INA128UA and AD8253ARMZ, the PGA205BU uniquely balances TTL/CMOS simplicity, robust ±40V input protection, and SOIC-16 manufacturability - making it optimal for cost-sensitive, medium-speed industrial and medical front-ends where digital control must be hardware-simple and fault-tolerant.
Availability
PGA205BU is available at Aetrix Electronics and suitable for medical sensor interfaces, industrial analog input modules, portable test equipment, and data acquisition front-ends requiring stable component supply across long production lifecycles.
Supply support for PGA205BU includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments acquired Burr-Brown in 2000 and maintains full production and support for legacy precision analog products including the PGA204/205 family.
The PGA205BU belongs to TI's precision instrumentation amplifier product line, designed specifically for DC-coupled, low-frequency signal conditioning in measurement systems where gain flexibility, input protection, and long-term stability are essential.
FAQ
What gain settings does the PGA205BU support?
The PGA205BU supports four discrete binary gain settings: 1 V/V, 2 V/V, 4 V/V, and 8 V/V. These are selected using two digital address inputs (A0 and A1) with standard TTL/CMOS logic levels. Unlike the PGA204BU (which offers 1/10/100/1000 V/V), the PGA205BU is optimized for moderate-gain applications where finer scaling and lower noise at mid-range gains are prioritized. Each gain setting is internally laser-trimmed for accuracy.
Does the PGA205BU require an external logic supply voltage?
No, the PGA205BU does not require an external logic supply voltage. Its digital inputs (A0 and A1) are compatible with standard TTL and CMOS logic levels referenced to its own digital ground (pin 14), which can be tied to system ground or any potential between V– and (V+ – 4V). This eliminates the need for level shifters or auxiliary logic rails - simplifying design and reducing component count in mixed-signal systems using the PGA205BU.
How is the output reference handled on the PGA205BU?
The PGA205BU uses a dedicated Ref pin (pin 10) to define its output reference point. The output voltage VO is referenced to this pin, not to ground or supply rails. For optimal common-mode rejection (>100 dB), Ref must be connected to a low-impedance ground (≤5 Ω). Alternatively, a precision voltage can be applied to Ref to introduce calibrated offset - e.g., to center a bipolar sensor output within a unipolar ADC range - without degrading CMRR, provided the driving source has low output impedance.
Can the PGA205BU operate from a single supply?
No, the PGA205BU is specified only for dual-supply operation (±4.5V to ±18V). Its internal architecture relies on symmetrical rails to bias the input and output stages correctly. Attempting single-supply operation (e.g., 0V and +15V) will result in undefined behavior, saturation, or failure to meet datasheet specifications. For single-supply applications, consider TI's PGA308 or ADI's AD8251 - neither of which are direct replacements for the PGA205BU.
What is the purpose of pins 6 and 7 (VOS Adj) on the PGA205BU?
Pins 6 and 7 on the PGA205BU are dedicated to input offset voltage trimming. They connect to an external potentiometer (200kΩ–1MΩ) to null the input-stage offset voltage (VOSI) - the dominant contributor to total offset at high gains. Best practice is to configure the PGA205BU at G=8, ground both inputs, and adjust the pot until VO = 0 V. This procedure improves drift performance and avoids introducing temperature-dependent errors that occur when trimming system-level offsets instead of intrinsic device offset.
PGA205BU Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Amplifier Type:
- Instrumentation
- Number of Circuits:
- 1
- Output Type:
- -
- Slew Rate:
- 0.7V/µs
- Gain Bandwidth Product:
- -
- -3db Bandwidth:
- 1 MHz
- Current - Input Bias:
- 500 pA
- Voltage - Input Offset:
- 10 µV
- Current - Supply:
- 5.2mA
- Current - Output / Channel:
- 23 mA
- Voltage - Supply Span (Min):
- 9 V
- Voltage - Supply Span (Max):
- 36 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
PGA205BU FAQ
1.How can I place an order for PGA205BU through Aetrix?
Please submit a Request for Quotation (RFQ) for PGA205BU on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PGA205BU reliable?
The price and inventory of PGA205BU are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PGA205BU is usually 5 days.
3.What payment methods are accepted for PGA205BU?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PGA205BU transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PGA205BU?
PGA205BU orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PGA205BU order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PGA205BU?
For technical support, including PGA205BU datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PGA205BU requirements.
6.How does Aetrix verify that PGA205BU is sourced from the original manufacturer or authorized distributors?
All PGA205BU products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PGA205BU meets industry standards.
7.What is the process for return or replacement of PGA205BU?
All PGA205BU units undergo pre-shipment inspection (PSI). If there is an issue with PGA205BU, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PGA205BU part is unused and in its original packaging.
Return procedure for PGA205BU:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PGA205BU Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

