My Inquiry
My Account
Texas Instruments PGA205BUG4
- Part No.:
- PGA205BUG4
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
PGA205BUG4.pdf
- Description:
- IC INST AMP 1 CIRCUIT 16SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:4,276
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PGA205BUG4 from Texas Instruments (formerly Burr-Brown) is a digitally programmable gain instrumentation amplifier with fixed gain options of 1, 2, 4, and 8 V/V, ±50 µV max input offset voltage, 0.25 µV/°C offset drift, and 16-pin SOIC (DW) package. It operates from ±4.5V to ±18V supplies and delivers 100 kHz bandwidth at G=8, serving precision analog signal conditioning in data acquisition front-ends.
For engineers reviewing the PGA205BUG4 datasheet, PGA205BUG4 pinout, PGA205BUG4 application, or PGA205BUG4 equivalent, key selection criteria include its low-noise RTI performance (15 nV/√Hz at 1 kHz, G=8), digital gain control via TTL/CMOS-compatible A0/A1 inputs, ±40V input overvoltage protection, and operation across –40°C to +85°C industrial temperature range.
Technical Context
The PGA205BUG4 integrates three op-amps (A1, A2, A3) in a classic three-op-amp instrumentation topology with digitally switched internal feedback resistors. Gain selection is direct and unlatched-changes to A0/A1 logic states immediately reconfigure the feedback network without requiring clocking or setup time.
Its input stage features laser-trimmed matched transistors enabling 112 dB CMRR at G=8, while overvoltage protection circuitry on each input limits current to ~1.5 mA under ±40V fault conditions. The Ref pin establishes output reference potential, and the Feedback pin (Pin 12) must be shorted to VO (Pin 11) for standard operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gain Options | 1, 2, 4, 8 V/V - discrete, digitally selected values; no interpolation or intermediate gains |
| Input Offset Voltage | ±50 µV max (RTI, TA = +25°C) - enables sub-100 µV system-level offset budgets in sensor interfaces |
| Offset Drift | 0.25 µV/°C max - ensures stable DC accuracy over industrial temperature range without recalibration |
| CMRR | 95 dB min at G=8, VCM = ±10 V - rejects common-mode noise in bridge or thermocouple measurements |
| Bandwidth (–3 dB) | 100 kHz at G=8 - supports dynamic signals up to ~10 kHz with <0.1% gain error |
| Input Bias Current | ±2 nA max - permits use with high-impedance sources (e.g., piezoelectric sensors) without significant loading error |
| Supply Range | ±4.5 V to ±18 V - compatible with dual-rail battery or lab supply systems; supports ±12 V standard rails |
Pinout & Package
PGA205BUG4 is housed in a 16-pin SOIC (DW) surface-mount package (body size 10.3 mm × 7.5 mm, 1.27 mm pitch), RoHS-compliant, moisture sensitivity level 3 (260°C peak reflow).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (VO1) | Output of first input amplifier (A1) | Internal node; not user-accessible in normal operation; used only in specialized configurations |
| 2, 3 (NC) | No internal connection | Unbonded die pads; must remain unconnected and unstubbed on PCB |
| 4 (V–IN) | Inverting input | Differential input terminal; accepts signals within ±12.7 V common-mode range at G=8 |
| 5 (V+IN) | Non-inverting input | Differential input terminal; symmetric to Pin 4; both inputs feature ±40 V fault tolerance |
| 6, 7 (VOS Adj) | Input offset trim terminals | Connect external 200 kΩ–1 MΩ potentiometer to null input-stage offset; laser-trimmed, rarely required |
| 8 (V–) | Negative power supply | Must be decoupled locally with ≥1 µF ceramic capacitor; return path for input bias current |
| 9 (VO2) | Output of second input amplifier (A2) | Internal node; not user-accessible; not intended for external connection |
| 10 (Ref) | Output reference | Defines output DC level; must connect to low-impedance ground or reference source (<5 Ω series R) |
| 11 (VO) | Main output | Amplified differential output referenced to Ref; drives loads ≥2 kΩ; short-circuit protected |
| 12 (Feedback) | Output feedback sense | Must be connected directly to Pin 11 for standard operation; enables remote-sense accuracy if routed to load |
| 13 (V+) | Positive power supply | Must be decoupled locally with ≥1 µF ceramic capacitor; supplies all internal amplifiers and logic |
| 14 (Digital Ground) | Digital reference for A0/A1 | May be tied to analog ground or floated between V– and (V+)–4 V; carries ~1.3 mA digital return current |
| 15 (A0) | Gain select LSB | TTL/CMOS-compatible digital input; logic high > VDG + 2 V; draws ≤1 µA when low |
| 16 (A1) | Gain select MSB | TTL/CMOS-compatible digital input; same electrical specs as Pin 15; gain decoding per datasheet table |
Key Features
| Feature | Design Value |
|---|---|
| Digitally programmable gain (1/2/4/8 V/V) | Eliminates manual gain-switching relays or DAC-controlled analog switches; reduces BOM count and layout complexity |
| ±40 V input overvoltage protection (per input) | Enables direct connection to industrial field sensors without external clamping diodes or series resistors |
| Laser-trimmed 0.25 µV/°C offset drift | Reduces thermal calibration overhead in medical or test equipment operating across ambient temperature swings |
| No separate logic supply required | Simplifies power architecture by using analog supplies (V+/V–) to power digital interface-no 3.3 V or 5 V rail needed |
| 100 kHz bandwidth at G=8 with 0.7 V/µs slew rate | Supports accurate amplification of fast step inputs (e.g., pulse oximetry, motor current sensing) without overshoot |
Applications
| Strain Gauge Bridge Interface | Thermocouple Signal Conditioning |
|---|---|
Use Scenario: Amplifying mV-level differential output from a full-bridge strain gauge in structural health monitoring. IC Role / Device Role / Timing Role: Precision instrumentation amplifier providing programmable gain and high CMRR to reject lead-wire noise and thermal EMFs. Use Value: Enables single-device support for multiple bridge sensitivities (e.g., 2 mV/V and 10 mV/V) via digital gain selection-reducing variant SKUs. |
Use Scenario: Cold-junction-compensated amplification of Type-K thermocouple outputs (≈41 µV/°C) in industrial ovens. IC Role / Device Role / Timing Role: Low-drift, low-noise IA rejecting common-mode noise from heater EMI while preserving microvolt-level resolution. Use Value: 0.25 µV/°C drift allows <±0.5°C measurement uncertainty over 100°C span without software compensation. |
| Portable Data Logger Front-End | Medical ECG Analog Front-End |
Use Scenario: Battery-powered environmental sensor node acquiring temperature, pressure, and humidity with shared ADC. IC Role / Device Role / Timing Role: Programmable-gain amplifier adapting full-scale range to varying sensor output amplitudes while minimizing quiescent current. Use Value: ±4.5 V minimum supply enables operation from two AA cells; 5.2 mA typical quiescent current extends battery life in sleep-wake cycles. |
Use Scenario: First-stage amplification of 0.5–2 mV cardiac signals with high common-mode interference from 50/60 Hz mains. IC Role / Device Role / Timing Role: High-CMRR instrumentation amplifier rejecting electrode half-cell potentials and power-line coupling before filtering. Use Value: 112 dB CMRR at G=8 suppresses >100× common-mode interference, improving SNR before digitization at 1 kSPS. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar programmable-gain instrumentation amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| INA128UA | Analog gain set via external resistor (no digital control); fixed G=10–10k; lower bandwidth (1.3 MHz at G=100) | Requires manual resistor change or DAC-based gain control; less flexible for multi-channel or firmware-configurable systems | Choose for ultra-low noise (7 nV/√Hz) and higher bandwidth where digital gain switching is unnecessary |
| AD8253ARMZ | True 16-bit SPI-programmable gain (1–100×); integrated reference buffer; higher cost; 2.5 V to 36 V single/dual supply | Supports precise fractional gain steps and remote configuration; requires SPI interface and additional decoupling | Choose for systems needing calibrated gain accuracy (0.01% gain error) and embedded microcontroller integration |
Compared with INA128UA and AD8253ARMZ, PGA205BUG4 offers the optimal balance of digital simplicity (2-pin TTL interface), industrial-grade robustness (±40 V inputs), and cost-effective precision-making it ideal for fixed-gain-step, high-reliability analog front-ends without SPI overhead or external gain resistors.
Availability
PGA205BUG4 is available at Aetrix Electronics and suitable for data acquisition systems, medical instrumentation, and industrial sensor interfaces requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for PGA205BUG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments acquired Burr-Brown in 2000 and maintains full product support, datasheets, and application notes for the PGA204/205 family.
The PGA204/205 series was designed as low-cost, general-purpose programmable-gain instrumentation amplifiers targeting precision analog signal conditioning in cost-sensitive industrial and medical equipment.
FAQ
What gain options does the PGA205BUG4 support?
The PGA205BUG4 supports four discrete, digitally selectable gains: 1 V/V, 2 V/V, 4 V/V, and 8 V/V. These are selected using the binary combination of logic inputs A0 (Pin 15) and A1 (Pin 16) per the datasheet truth table. No intermediate or fractional gains are available-the device implements hardwired resistor networks for each setting, ensuring monotonicity and stability. PGA205BUG4 does not support gains beyond 8 V/V, unlike the PGA204 family.
Does PGA205BUG4 require an external logic supply voltage?
No, PGA205BUG4 does not require an external logic supply. Its digital inputs A0 and A1 are TTL/CMOS-compatible and operate referenced to the Digital Ground pin (Pin 14), which may be connected to the analog ground or any potential between V– and (V+)–4 V. The internal logic circuitry draws power from the analog supplies (V+/V–), eliminating the need for a dedicated 3.3 V or 5 V rail-simplifying power design in mixed-signal systems.
How is the output reference (Ref) pin used in PGA205BUG4?
The Ref pin (Pin 10) defines the DC reference level for the output voltage VO (Pin 11). In most applications, Ref is connected to a low-impedance ground (≤5 Ω series resistance) to establish a 0 V output baseline. Alternatively, a precision voltage can be applied to Ref to level-shift the output-e.g., adding a 2.5 V reference enables single-supply ADC interfacing. Poor grounding of Ref degrades CMRR; a 5 Ω series resistance reduces CMRR from 112 dB to ~80 dB at G=8.
Can PGA205BUG4 operate from a single supply?
No, PGA205BUG4 is specified and characterized for dual-supply operation only (±4.5 V to ±18 V). Its input common-mode range extends to ±12.7 V and output swing is symmetrical about Ref, requiring both positive and negative rails for linear operation. Attempting single-supply use (e.g., +15 V and ground) violates absolute maximum ratings and causes input stage saturation, distortion, or latch-up. For single-supply applications, consider TI's INA333 or ADI's AD8420.
What is the purpose of the Feedback pin (Pin 12) on PGA205BUG4?
The Feedback pin (Pin 12) provides access to the output of the internal difference amplifier (A3) and must be connected directly to VO (Pin 11) for standard operation. This connection closes the final gain loop. However, routing Feedback to the actual load point (rather than VO) enables remote-sense compensation-eliminating errors from trace resistance and improving DC accuracy in high-precision applications like calibration equipment or metrology systems.
PGA205BUG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Amplifier Type:
- Instrumentation
- Number of Circuits:
- 1
- Output Type:
- -
- Slew Rate:
- 0.7V/µs
- Gain Bandwidth Product:
- -
- -3db Bandwidth:
- 1 MHz
- Current - Input Bias:
- 500 pA
- Voltage - Input Offset:
- 10 µV
- Current - Supply:
- 5.2mA
- Current - Output / Channel:
- 23 mA
- Voltage - Supply Span (Min):
- 9 V
- Voltage - Supply Span (Max):
- 36 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
PGA205BUG4 FAQ
1.How can I place an order for PGA205BUG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for PGA205BUG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PGA205BUG4 reliable?
The price and inventory of PGA205BUG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PGA205BUG4 is usually 5 days.
3.What payment methods are accepted for PGA205BUG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PGA205BUG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PGA205BUG4?
PGA205BUG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PGA205BUG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PGA205BUG4?
For technical support, including PGA205BUG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PGA205BUG4 requirements.
6.How does Aetrix verify that PGA205BUG4 is sourced from the original manufacturer or authorized distributors?
All PGA205BUG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PGA205BUG4 meets industry standards.
7.What is the process for return or replacement of PGA205BUG4?
All PGA205BUG4 units undergo pre-shipment inspection (PSI). If there is an issue with PGA205BUG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PGA205BUG4 part is unused and in its original packaging.
Return procedure for PGA205BUG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PGA205BUG4 Tags
-
LM358DT
STMicroelectronics
-
LM358DR
Texas Instruments
-
LM2904DR
Texas Instruments
-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments
-
MCP6006T-E/OT
Microchip Technology
-
MCP6006UT-E/OT
Microchip Technology
-
LM324PWR
Texas Instruments
-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments
-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
