My Inquiry
My Account
Texas Instruments PGA206PA
- Part No.:
- PGA206PA
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 16-DIP (0.300", 7.62mm)
- Datasheet:
-
PGA206PA.pdf
- Description:
- IC INST AMP 1 CIRCUIT 16DIP
- Quantity:
- Payment:
- Shipping:
Inventory:4,293
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PGA206PA from Burr-Brown (now Texas Instruments) is a high-speed, digitally programmable gain instrumentation amplifier in 16-pin plastic DIP package, delivering gains of 1, 2, 4, and 8 V/V with 3.5 µs settling to 0.01%, ±40 V input protection, and FET-input bias current ≤100 pA - used in multiplexed data acquisition systems for medical sensors and PC-based analog input boards.
For engineers reviewing the PGA206PA datasheet, PGA206PA pinout, PGA206PA application, or PGA206PA equivalent, key selection criteria include gain-switching time (500 ns), input common-mode range (±(|VS
The PGA206PA integrates three op-amps in an instrumentation topology with digitally selected resistive feedback networks, enabling precise gain control via two TTL/CMOS-compatible address lines (A0, A1). Its FET-input stage ensures ultra-low input bias current and high impedance (1013 Ω || 1 pF), critical for high-source-impedance sensor interfaces. Internal over-voltage protection operates independently of power supply status, clamping inputs to ±40 V without damage. The output stage features sense feedback (VO, Sense pins) for improved load regulation, and laser-trimmed offset enables stable performance across –40°C to +85°C. PGA206PA is housed in a 16-pin plastic DIP (dual in-line package) with 0.3-inch body width and through-hole mounting. Pin 1 is located at the top-left corner when viewed from the top with notch or dot orientation. Use Scenario: Amplifying low-level ECG or EMG signals from dry-electrode patient interfaces with variable source impedance. IC Role / Device Role / Timing Role: Primary instrumentation amplifier providing programmable gain before ADC sampling; handles electrode motion artifacts via fast settling. Use Value: ±40 V input protection tolerates electrostatic discharge from patient contact; FET inputs prevent bias-current-induced baseline drift in high-Z electrode paths. Use Scenario: Multi-channel analog front-end for USB or PCIe DAQ cards acquiring sensor data from industrial transducers. IC Role / Device Role / Timing Role: Channel-multiplexed signal conditioner where gain is reconfigured per channel scan cycle using FPGA-controlled A0/A1 lines. Use Value: 3.5 µs settling enables >250 kSPS effective throughput across 8 channels; digital ground isolation prevents bus noise from modulating analog measurements. Use Scenario: Scanning 16 thermocouple inputs in a furnace temperature controller using analog multiplexer and single PGA206PA. IC Role / Device Role / Timing Role: Shared gain stage for all channels; gain dynamically adjusted based on expected signal amplitude per thermocouple type (J/K/T). Use Value: Input protection survives open-couple fault conditions (±40 V); low IB avoids errors from multiplexer on-resistance in cold-junction compensation circuits. Use Scenario: Conditioning output of a 350 Ω strain-gauge Wheatstone bridge in structural health monitoring equipment. IC Role / Device Role / Timing Role: Precision differential amplifier with selectable gain to match bridge output (2–20 mV) to ADC input range (0–5 V). Use Value: Laser-trimmed offset ensures <0.01% FSR error at G=8; CMRR ≥95 dB rejects common-mode noise from shared excitation supply and long cable runs. The following parts are listed as comparable options for similar programmable-gain instrumentation amplifier applications. Compared with INA128P and AD8253ARZ, PGA206PA uniquely combines DIP packaging, TTL-compatible parallel gain addressing, ±40 V survivability with supplies off, and sub-4 µs settling - making it optimal for legacy industrial DAQ designs requiring field-serviceable through-hole components and robust sensor interfacing. PGA206PA is available at Aetrix Electronics and suitable for medical device manufacturing, industrial data acquisition systems, and test equipment development requiring stable component supply and long-term obsolescence management. Supply support for PGA206PA includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs. Burr-Brown Corporation, acquired by Texas Instruments in 2000, specialized in precision analog ICs including instrumentation amplifiers, data converters, and signal-conditioning solutions. The PGA206PA belongs to Burr-Brown's programmable gain instrumentation amplifier product line, designed specifically for high-accuracy, multiplexed sensor signal conditioning in medical, industrial, and automated test equipment. The PGA206PA supports four discrete, laser-trimmed gain values: 1 V/V, 2 V/V, 4 V/V, and 8 V/V. These are selected exclusively by the logic states of address pins A0 and A1 per the truth table in the datasheet. No intermediate or interpolated gains are available - each setting is a fixed-ratio, resistor-network-based configuration internal to the die. Yes - the PGA206PA requires dual ±4.5 V to ±18 V supplies, decoupling capacitors (typically 1 µF tantalum near V+ and V– pins), and a low-impedance connection from Ref to system ground. For optimal CMRR, Ref must be connected with <2 Ω impedance. Digital address lines A0/A1 need pull-up/pull-down as needed for defined logic states, and VO must be shorted to Sense (Pin 12) unless remote sensing is implemented. No - the PGA206PA is designed exclusively for dual-supply operation (±4.5 V to ±18 V). Its input common-mode range extends to within ~2.5 V of each rail, and its output swing is symmetrical about ground. Single-supply use would violate absolute maximum ratings and result in severe clipping, offset saturation, or undefined behavior. The PGA206PA features fully integrated, bidirectional input protection that limits current to safe levels when either input exceeds ±40 V - even with power supplies disconnected. This protection operates independently of supply voltage and does not rely on external components. The typical V/I curve shows current limiting begins near ±15.5 V and rises gradually, preventing damage while maintaining functionality under transient overloads. Yes - the PGA206PA and PGA207PA share identical pinout, package (16-pin PDIP), and electrical interface. The only functional difference is gain set: PGA206PA offers 1/2/4/8 V/V, while PGA207PA provides 1/2/5/10 V/V. Both use the same A0/A1 addressing scheme and have identical settling time, bandwidth, and protection specs - enabling drop-in replacement where gain requirements align.Technical Context
Key Specifications
Parameter
Value and Actual Design Meaning
Gains 1, 2, 4, 8 V/V - discrete, digitally selected values; no interpolation or intermediate settings. Settling Time (0.01%) 3.5 µs for 20 V step - enables ≥285 kSPS channel switching in multiplexed DAQ systems. Input Bias Current ≤100 pA max at +25°C - minimizes error from series resistance in thermocouple or bridge sensor interfaces. Input Protection ±40 V absolute maximum - survives sensor disconnect transients and ESD events even with supplies off. CMRR (G = 8) ≥95 dB at ±11 V common-mode - maintains accuracy when rejecting noise on long sensor cables. Bandwidth (–3 dB) 600 kHz at G = 8 - supports baseband physiological signals (ECG, EEG) without phase distortion. Offset Voltage (RTI) ±1.5 mV max - sets minimum resolvable differential signal at G = 1 (e.g., 1.5 mV full-scale error). Pinout & Package
Pin/Terminal
Circuit Role
Design Meaning
1 (VO1) Output of first input amplifier (A1) Accessible internal node; used for overload detection or custom feedback configurations. 2 (NC) No internal connection Not bonded; must remain unconnected to avoid parasitic coupling. 3 (NC) No internal connection Not bonded; electrically isolated from die. 4 (VIN–) Inverting input terminal Differential input node with ±40 V protection and 1013 Ω || 1 pF impedance. 5 (VIN+) Non-inverting input terminal Differential input node; matched to Pin 4 for optimal CMRR performance. 6 (VOS Adj) Offset voltage adjustment terminal Connects to external trim potentiometer for fine-tuning input-stage offset. 7 (V–) Negative supply rail Accepts –4.5 V to –18 V; powers all internal amplifiers and protection circuitry. 8 (A1) Gain select address line (MSB) TTL/CMOS-compatible digital input; logic high ≥ VDG + 2 V selects higher gain states. 9 (A0) Gain select address line (LSB) Paired with A1 to encode four gain states per truth table; unbuffered, 1.2 mA sink current. 10 (DGND) Digital ground reference Separate return path for address logic; must be routed away from analog ground to prevent noise coupling. 11 (VO) Main output terminal Final amplified output; requires low-impedance Ref connection for specified CMRR. 12 (Sense) Output sense feedback Must be shorted to VO externally or connected at load for accurate remote sensing. 13 (VO2) Output of second input amplifier (A2) Complementary internal node to VO1; used for diagnostics or custom architectures. 14 (Ref) Output reference terminal Defines output common-mode level; must be low-impedance (<2 Ω) to maintain >80 dB CMRR. 15 (VO1) Redundant VO1 label (duplicate of Pin 1) Same node as Pin 1; not a separate function - confirmed by datasheet pin diagram. 16 (V+) Positive supply rail Accepts +4.5 V to +18 V; supplies all internal circuitry including protection diodes. Key Features
Feature
Design Value
Digitally programmable gain Four precise, laser-trimmed gains (1/2/4/8 V/V) selected by two logic inputs - eliminates manual gain-switching relays or DAC-controlled resistors. FET-input architecture 100 pA max input bias current enables direct interfacing with high-impedance sources (e.g., piezoelectric sensors, pH electrodes) without signal degradation. Integrated ±40 V input protection Operates with supplies off - prevents latch-up or damage during hot-plug sensor insertion or field wiring faults in industrial DAQ systems. Laser-trimmed offset and drift ±1.5 mV max initial offset and ±2 µV/°C drift - reduces calibration frequency in medical-grade physiological monitors. Fast gain switching 500 ns digital propagation delay plus 3.5 µs settling - supports real-time gain adaptation per channel in synchronized multi-sensor arrays. Applications
Medical Physiological Monitoring
PC-Based Data Acquisition Boards
Multiplexed Sensor Arrays
Bridge-Based Transducer Interfaces
Equivalent & Alternatives
Alternative Part
Technical Difference
Application Difference
Selection Advice
INA128P Fixed gain (5–10,000 V/V via external resistor); no digital gain control; lower bandwidth (1.3 MHz @ G=100) Requires external gain-setting resistor network and microcontroller-driven analog switches for programmability Choose when gain changes infrequently and board space is constrained; lacks PGA206PA's integrated digital interface and ±40 V protection. AD8253ARZ Digitally programmable (1/10/100/1000 V/V); SPI interface; higher supply current (1.8 mA vs 13.5 mA); SOIC-16 only Requires SPI host and decoupling for digital clock noise; no DIP option limits prototyping flexibility Prefer for systems needing wider gain range and digital diagnostics; avoid if through-hole DIP, ±40 V protection, or TTL-level address inputs are mandatory. Availability
Manufacturer
FAQ
What are the exact gain settings supported by the PGA206PA?
Does the PGA206PA require external components for basic operation?
Can the PGA206PA operate with a single supply?
How does the PGA206PA handle input overvoltage conditions?
Is the PGA206PA pin-compatible with the PGA207PA?
PGA206PA Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 16-DIP (0.300", 7.62mm)
- Packaging:
- Bulk
- Product Status:
- Active
- Amplifier Type:
- Instrumentation
- Number of Circuits:
- 1
- Output Type:
- -
- Slew Rate:
- 25V/µs
- Gain Bandwidth Product:
- -
- -3db Bandwidth:
- 5 MHz
- Current - Input Bias:
- 2 pA
- Voltage - Input Offset:
- 1 mV
- Current - Supply:
- 12.4mA
- Current - Output / Channel:
- 17 mA
- Voltage - Supply Span (Min):
- 9 V
- Voltage - Supply Span (Max):
- 36 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 16-PDIP
PGA206PA FAQ
1.How can I place an order for PGA206PA through Aetrix?
Please submit a Request for Quotation (RFQ) for PGA206PA on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PGA206PA reliable?
The price and inventory of PGA206PA are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PGA206PA is usually 5 days.
3.What payment methods are accepted for PGA206PA?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PGA206PA transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PGA206PA?
PGA206PA orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PGA206PA order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PGA206PA?
For technical support, including PGA206PA datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PGA206PA requirements.
6.How does Aetrix verify that PGA206PA is sourced from the original manufacturer or authorized distributors?
All PGA206PA products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PGA206PA meets industry standards.
7.What is the process for return or replacement of PGA206PA?
All PGA206PA units undergo pre-shipment inspection (PSI). If there is an issue with PGA206PA, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PGA206PA part is unused and in its original packaging.
Return procedure for PGA206PA:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PGA206PA Tags
-
LM358DT
STMicroelectronics
-
LM358DR
Texas Instruments
-
LM2904DR
Texas Instruments
-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments
-
MCP6006T-E/OT
Microchip Technology
-
MCP6006UT-E/OT
Microchip Technology
-
LM324PWR
Texas Instruments
-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments
-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
