Texas Instruments PGA2311UA
- Part No.:
- PGA2311UA
- Manufacturer:
- Texas Instruments
- Category:
- Audio Special Purpose
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
PGA2311UA.pdf
- Description:
- IC VOLUME CONTROL 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:908
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PGA2311UA from Texas Instruments is a stereo analog audio volume controller IC with independent left/right channel gain control, serial 3-wire interface (CS/SDI/SCLK), zero-crossing detection for glitch-free level transitions, and mute function. It delivers +31.5 dB to −95.5 dB range in 0.5-dB steps, 120-dB dynamic range, and −130 dBFS interchannel crosstalk-used in broadcast studio mixers and high-end A/V receivers.
For engineers reviewing the PGA2311UA datasheet, PGA2311UA pinout, PGA2311UA application, or PGA2311UA equivalent, key selection criteria include dual-channel analog gain resolution, ±5-V analog / +5-V digital supply compatibility, SOIC-16 package thermal performance, and daisy-chain serial interface scalability for multi-device audio routing systems.
Technical Context
The PGA2311UA implements digitally controlled analog attenuation using a precision resistor ladder and analog switch array per channel, followed by a high-performance op-amp output stage capable of driving 660-Ω loads directly. Gain is set via 8-bit straight-binary codes (R[7:0]/L[7:0]) with hardware mute and zero-crossing–enabled gain updates.
Its serial interface operates up to 6.25 MHz with MSB-first timing, supports daisy-chaining via SDO-to-SDI cascading, and features tri-state SDO output controlled by CS. The device separates analog and digital ground domains, requiring split PCB ground planes connected at a single point to maintain 0.0002% THD+N (A-grade) and 120-dB dynamic range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gain Range | +31.5 dB to −95.5 dB in 0.5-dB steps - enables precise loudness matching across professional audio signal chains |
| THD+N (1 kHz) | 0.0002% typical (A-grade) - ensures transparent audio reproduction without harmonic contamination |
| Dynamic Range | 120 dB - supports high-resolution audio playback with >20-bit effective resolution |
| Interchannel Crosstalk | −130 dBFS - prevents audible leakage between left/right channels in stereo imaging-critical applications |
| Supply Voltages | ±5 V analog (VA+/VA−), +5 V digital (VD+) - requires dual-polarity analog rails and separate digital rail for noise isolation |
| Serial Clock Max | 6.25 MHz - allows fast volume updates (<16 ms timeout) and real-time DSP-controlled gain sweeps |
| Output Drive | Direct 660-Ω load capability - eliminates need for external buffer amplifiers in line-level stages |
Pinout & Package
PGA2311UA is housed in a 16-pin SOIC (DW) package, 7.5 mm × 10.30 mm body size, moisture sensitivity level 2 (260°C reflow), with exposed pad not present. Pin numbering follows standard SOIC top-view convention.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| ZCEN (1) | Zero-crossing enable input | Active-high control enabling noise-free gain transitions; disabled when low |
| CS (2) | Chip-select input | Active-low serial interface enable; must be held low for full 16-bit write cycle |
| SDI (3) | Serial data input | Latches 16-bit gain word (L[7:0], R[7:0]) on rising SCLK edge |
| VD+ (4) | Digital power supply | +5 V rail isolated from analog supplies to prevent digital switching noise coupling |
| DGND (5) | Digital ground | Reference for all digital I/O; must be separated from AGNDL/AGNDR per layout guidelines |
| SCLK (6) | Serial clock input | Drives SDI latching and SDO timing; max 6.25 MHz operation |
| SDO (7) | Serial data output | Tri-state output used only in daisy-chain configurations; high-impedance when CS = high |
| MUTE (8) | Mute control input | Active-low hardware mute disconnects outputs and terminates them with 10-kΩ to ground |
| VINR (9) | Analog input, right channel | Unbalanced input referenced to AGNDR; accepts up to 2.5 Vrms without clipping |
| AGNDR (10) | Analog ground, right channel | Reference plane for right channel analog signals; physically isolated from DGND |
| VOUTR (11) | Analog output, right channel | Buffered output capable of driving 660-Ω loads directly; swing limited to ±3.75 V |
| VA+ (12) | Analog power supply, +5 V | Positive analog rail; bypass capacitor required adjacent to pin for PSRR optimization |
| VA− (13) | Analog power supply, −5 V | Negative analog rail; same bypass requirement as VA+ |
| VOUTL (14) | Analog output, left channel | Identical to VOUTR; matched gain and phase response ensures stereo integrity |
| AGNDL (15) | Analog ground, left channel | Reference plane for left channel; tied to AGNDR at single-point star ground |
| VINL (16) | Analog input, left channel | Unbalanced input referenced to AGNDL; identical electrical specs to VINR |
Key Features
| Feature | Design Value |
|---|---|
| Noise-free gain transitions | Zero-crossing detection with ≤16 ms timeout ensures audible click/pop elimination during volume changes |
| Dual independent channel control | Separate 8-bit gain registers (L[7:0], R[7:0]) allow asymmetric channel balancing or mono summing |
| Daisy-chain serial interface | SDO-to-SDI cascading supports N-device control over 3 wires, reducing MCU GPIO count in multi-zone systems |
| Hardware mute with offset calibration | MUTE pin triggers internal amplifier disconnect, 10-kΩ ground termination, and auto-offset correction |
| High-fidelity analog signal path | 120-dB dynamic range and −130 dBFS crosstalk preserve stereo image fidelity in critical listening environments |
Applications
| Broadcast Studio Mixer | High-End A/V Receiver |
|---|---|
Use Scenario: Real-time fader control in analog/digital hybrid mixing consoles with remote MCU supervision. IC Role / Device Role / Timing Role: Primary stereo analog gain element with serial host synchronization and zero-crossing–gated updates. Use Value: Enables smooth, artifact-free channel balancing at broadcast-grade SNR (120 dB) and crosstalk (−130 dBFS). | Use Scenario: Source-selectable volume control across HDMI, optical, and analog inputs in premium home theater systems. IC Role / Device Role / Timing Role: Dual-channel analog attenuator interfaced to ARM-based media processor via SPI-compatible 3-wire bus. Use Value: Delivers <0.0002% THD+N and ±5-V rail headroom for clean 24-bit audio playback without external buffering. |
| Professional Audio Effects Processor | Car Audio DSP Amplifier |
Use Scenario: Insert point for real-time dynamics processing (compression, limiting) in outboard effects units. IC Role / Device Role / Timing Role: Pre-DSP analog gain stage with mute coordination and daisy-chained configuration for multi-effect patching. Use Value: Maintains 120-dB dynamic range across gain sweeps and supports hardware mute sync with DSP interrupt latency. | Use Scenario: Input-level scaling before Class-D amplifier stages in automotive infotainment head units. IC Role / Device Role / Timing Role: Stereo analog volume controller with wide −95.5 dB attenuation for low-level sensor/mic inputs. Use Value: Provides 0.5-dB resolution and ±5-V analog compliance for robust operation in noisy vehicle electrical environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar stereo analog volume control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| PGA2310UA | Single-channel version; identical gain range, THD+N, and interface protocol but no right channel | Used where mono signal path suffices (e.g., subwoofer preamp, mono instrument input) | Select PGA2310UA only when stereo functionality is unnecessary-reduces BOM count and PCB area |
| CS3310-KS | Pin- and software-compatible Crystal Semiconductor part; same 16-pin SOIC footprint and 0.5-dB step resolution | Legacy design migration path; identical daisy-chain behavior and mute timing | CS3310-KS offers direct drop-in replacement for legacy CS3310 designs but lacks TI's A-grade THD+N spec |
Compared with PGA2311UA, PGA2310UA reduces channel count while preserving analog performance, whereas CS3310-KS provides legacy compatibility but trades 0.0002% THD+N for broader industry adoption history in older studio gear.
Availability
PGA2311UA is available at Aetrix Electronics and suitable for broadcast studio equipment, high-end A/V receivers, and professional audio effects processors requiring stable component supply, long-term lifecycle support, and RoHS-compliant SOIC packaging.
Supply support for PGA2311UA includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and high-reliability silicon solutions for industrial, automotive, and communications markets.
The PGA2311 product line delivers high-fidelity, digitally programmable analog audio volume control for professional and premium consumer audio systems-designed to replace mechanical potentiometers with repeatable, remote-controllable, and noise-immune gain adjustment.
FAQ
What is the maximum recommended source impedance for PGA2311UA analog inputs?
The PGA2311UA analog inputs perform optimally with source impedances of 600 Ω or less. Source impedances up to 2 kΩ cause minimal THD+N degradation, as verified in Figure 8 of the SBOS218D datasheet. Exceeding 2 kΩ may increase distortion and reduce dynamic range. For best results in critical audio paths, always use PGA2311UA with low-impedance drivers such as op-amp buffers or line-output stages.
Does PGA2311UA support daisy-chaining, and how many devices can be cascaded?
Yes, PGA2311UA supports daisy-chaining via its SDO output connected to the SDI input of the next device. Each PGA2311UA contributes 16 bits (8 bits per channel) to the shift register. With CS held low for 16 × N SCLK cycles, up to 16 devices can be practically cascaded before timing margins degrade. The SBOS218D datasheet confirms this architecture in Section 7.3.3 and Figure 12, making PGA2311UA scalable for multi-zone audio distribution systems.
What is the power-up behavior of PGA2311UA, and how long does it take to become operational?
On power-up, PGA2311UA enters hardware MUTE for ~100 ms while internal flip-flops reset and offset calibration initiates. After calibration completes, both channels default to software MUTE (gain byte = 00HEX). The device remains in this state until the host controller writes new gain values via the serial interface. No external reset is required, and PGA2311UA is fully operational within 120 ms of stable ±5-V/5-V supplies.
How does the zero-crossing detection function work in PGA2311UA, and what happens if no zero crossing occurs?
In PGA2311UA, zero-crossing detection monitors input signal polarity transitions to time gain updates at voltage zero crossings-eliminating audible clicks. When ZCEN = high and a gain change is issued, the new setting activates only upon detecting a positive-slope zero crossing. If none occurs within 16 ms, the timeout expires and the gain change executes immediately, accepting potential artifacts. This behavior is documented in Section 7.3.4 of the SBOS218D datasheet and applies independently per channel.
What are the thermal limitations of PGA2311UA in SOIC-16 package, and how does ambient temperature affect performance?
PGA2311UA in SOIC-16 (DW) has a junction-to-ambient thermal resistance (RθJA) of 83°C/W. At maximum 85°C ambient and full 22 mA total quiescent current (IA+ + IA− + ID+), junction temperature rises ~18°C above ambient-well within the 150°C absolute max. Performance parameters (THD+N, dynamic range) are specified at TA = +25°C but remain stable across −40°C to +85°C operating range, as confirmed in Section 6.3 and 6.5 of SBOS218D. Derating is not required for PGA2311UA under normal PCB layout conditions.
PGA2311UA Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Function:
- Volume Control
- Applications:
- Audio, Musical Instruments
- Number of Channels:
- 2
- Interface:
- SPI
- Voltage - Supply:
- ±4.75V ~ 5.25V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Specifications:
- 31.5dB ~ -95.5dB
- Mounting Type:
- Surface Mount
- Grade:
- Automotive
PGA2311UA FAQ
1.How can I place an order for PGA2311UA through Aetrix?
Please submit a Request for Quotation (RFQ) for PGA2311UA on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PGA2311UA reliable?
The price and inventory of PGA2311UA are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PGA2311UA is usually 5 days.
3.What payment methods are accepted for PGA2311UA?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PGA2311UA transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PGA2311UA?
PGA2311UA orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PGA2311UA order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PGA2311UA?
For technical support, including PGA2311UA datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PGA2311UA requirements.
6.How does Aetrix verify that PGA2311UA is sourced from the original manufacturer or authorized distributors?
All PGA2311UA products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PGA2311UA meets industry standards.
7.What is the process for return or replacement of PGA2311UA?
All PGA2311UA units undergo pre-shipment inspection (PSI). If there is an issue with PGA2311UA, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PGA2311UA part is unused and in its original packaging.
Return procedure for PGA2311UA:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PGA2311UA Tags

-
SA571DR2G
onsemi

-
ADAU7002ACBZ-R7
Analog Devices Inc.

-
DRV135UA/2K5
Texas Instruments

-
DRV134UA/1K
Texas Instruments

-
DRV134PA
Texas Instruments

-
DRV134UA
Texas Instruments

-
DRV135UA
Texas Instruments

-
SA572DR2G
onsemi

-
PGA2311U/1K
Texas Instruments

-
SI8244BB-D-IS1R
Skyworks Solutions Inc.

-
CS8416K-CZZR
Cirrus Logic Inc.

-
SRC4392IPFBR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
