My Inquiry
My Account
Texas Instruments PGA870IRHDR
- Part No.:
- PGA870IRHDR
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 28-VFQFN Exposed Pad
- Datasheet:
-
PGA870IRHDR.pdf
- Description:
- IC OPAMP PGA 1 CIRCUIT 28VQFN
- Quantity:
- Payment:
- Shipping:
Inventory:3,722
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PGA870IRHDR from Texas Instruments is a wideband, fully differential, programmable-gain amplifier (PGA) optimized for high-speed signal chain applications including ADC drivers and IF amplifiers. It delivers 650-MHz bandwidth, –11.5 dB to +20 dB gain range in precise 0.5-dB steps, and low distortion (HD2: –93 dBc at 100 MHz) with +5-V operation. Used in wireless base station signal chains (GSM/WCDMA), radar systems, and fast gain control loops.
For engineers reviewing the PGA870IRHDR datasheet, PGA870IRHDR pinout, PGA870IRHDR application, or PGA870IRHDR equivalent, key selection criteria include differential input/output architecture, 6-bit parallel gain interface with latch/unlatched modes, power-down functionality (2 mA quiescent current), QFN-28 PowerPAD™ package thermal performance, and OIP3 ≥ +47 dBm at 100 MHz.
Technical Context
The PGA870IRHDR implements a two-stage gain architecture: an input R2R attenuator controlled by B5–B3 (16/8/4 dB steps) followed by a programmable buffer stage controlled by B2–B0 (2/1/0.5 dB steps). This enables precise composite gain adjustment across its full –11.5 dB to +20 dB range.
Its differential voltage-mode output features low impedance (0.3 Ω + 3.8 nH model), supports 200-Ω differential loads, and maintains high linearity up to 300 MHz. The internal midsupply reference (VMID1/VMID2) is buffered but not intended for external loading-both require 0.1-μF bypassing per datasheet.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Bandwidth | 650 MHz small-signal bandwidth at G = +20 dB - enables direct RF/IF sampling up to 300 MHz without gain roll-off. |
| Gain Range & Step | –11.5 dB to +20 dB in 0.5-dB increments via 6-bit parallel interface - supports fine-grained dynamic range control in test equipment and digital radio. |
| Harmonic Distortion | HD2 = –93 dBc, HD3 = –88 dBc at 100 MHz - meets stringent linearity requirements for 14-bit ADC drivers in base stations. |
| OIP3 | +47 dBm at 100 MHz, >+45 dBm up to 300 MHz - ensures robust third-order intercept in multi-carrier GSM/WCDMA front ends. |
| Power-Down Current | 2 mA quiescent current in PD mode - allows rapid analog shutdown while retaining gain register state for fast wake-up. |
| Output Swing | 4.8 VPP differential into 200 Ω - delivers full-scale drive for ADS6149/ADS6145 14-bit ADCs without external buffering. |
| Input Impedance | 150 Ω differential, matched for low return loss (<–40 dB below 300 MHz) - simplifies interface to 150-Ω RF sources and filters. |
Pinout & Package
The PGA870IRHDR is housed in a 28-pin QFN package with exposed PowerPAD™ thermal pad (RHD designation), requiring solder connection of the thermal pad to PCB ground for optimal thermal performance and electrical stability.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN+, IN– | Differential input terminals | 150-Ω resistive input network; requires 150-Ω source matching and VMID2/VMID1 bypassing for minimal noise figure. |
| OUT+, OUT– | Differential voltage-mode outputs | Low-impedance (0.3 Ω + 3.8 nH) outputs; go to high-Z in power-down; designed for direct 200-Ω differential load termination. |
| B0–B5 | 6-bit parallel gain control inputs | MSBs (B5–B3) control input attenuation; LSBs (B2–B0) control buffer gain; absolute gain error ±0.05 dB max. |
| LATCH MODE, GAIN STROBE | Digital interface timing controls | Configurable as level-triggered latch, edge-triggered latch, or transparent mode; setup/hold times ≤2.5 ns for fast loop response. |
| PD | Active-low power-down enable | Pulls analog circuitry to 2 mA standby; digital logic remains active - allows pre-programming gain before wake-up. |
| VMID1, VMID2 | Internal midsupply reference nodes | Passive divider (VMID1) and active buffer (VMID2); both require 0.1-μF bypass; neither may be externally driven or loaded. |
Key Features
| Feature | Design Value |
|---|---|
| Wideband +5-V operation | 650-MHz bandwidth with 143-mA quiescent current - eliminates need for dual-supply biasing in high-speed data acquisition systems. |
| Precise 0.5-dB gain steps | Step-to-step gain error ±0.03 dB - enables accurate amplitude calibration in automatic test equipment (ATE) and vector signal analyzers. |
| Flexible gain control interface | Latch/unlatched modes with 2.5-ns setup time - supports deterministic timing in FPGA-controlled fast gain loops for digital radio and radar ranging. |
| Low-disable current | 2 mA power-down current with retained gain register - reduces system power during idle cycles without sacrificing reconfiguration speed. |
| QFN-28 PowerPAD™ package | Thermal resistance θJA = 35°C/W (JEDEC High-K board) - sustains full performance at +85°C ambient in compact RF modules. |
Applications
| Programmable Gain IF Amplifier | Fast Gain Control Loop |
|---|---|
Use Scenario: Differential signal conditioning in wireless base station transceivers between bandpass filter and 14-bit ADC (e.g., ADS6149). IC Role / Device Role / Timing Role: Fully differential PGA providing single-ended-to-differential conversion, gain scaling, and broadband drive capability. Use Value: 650-MHz bandwidth and –98 dBc IMD3 at 100 MHz preserve SNR in multi-carrier WCDMA signals prior to digitization. | Use Scenario: Real-time amplitude correction in ATE systems responding to DUT output variations within nanosecond windows. IC Role / Device Role / Timing Role: Low-latency gain element synchronized to FPGA strobe with <6.4 ns latency and 5 ns gain settling. Use Value: 0.5-dB step resolution and ±0.03 dB step error enable sub-percent amplitude accuracy across 31.5-dB dynamic range. |
| ADC Driver for Wireless Base Stations | Radar/Ranging Systems |
Use Scenario: Driving ADS6145/ADS6149 14-bit, 125–250 MSPS ADCs in GSM/WCDMA femtocell and macrocell receivers. IC Role / Device Role / Timing Role: High-linearity, low-noise differential driver with 13 dB noise figure at +20 dB gain and OIP3 >+45 dBm. Use Value: Enables >74 dBFS SNR at 100 MHz input frequency, meeting 3GPP receiver sensitivity requirements. | Use Scenario: Pulse-amplification stage in FMCW radar transceivers where gain must adapt to variable target distance and RCS. IC Role / Device Role / Timing Role: Wideband amplifier with fast power-down (60 ns turn-off) and high CMRR (76 dB) for clutter rejection. Use Value: 650-MHz bandwidth supports chirp rates up to 300 MHz; differential architecture rejects common-mode EMI in automotive radar environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar programmable-gain amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| THS4509IRGTR | Fixed-gain (1×, 2×) fully differential amplifier; no programmable gain; higher bandwidth (3-GHz GBW) but no digital interface. | Suitable only where gain is static or set by external resistors; lacks on-the-fly gain adjustment for adaptive systems. | Select THS4509IRGTR when maximum bandwidth and lowest noise (1.6 nV/√Hz) are prioritized over programmability. |
| PGA871IRHDT | Pin-compatible variant with identical architecture but different ordering suffix (tape-and-reel quantity 250 vs 3000); same electrical specs and package. | No functional difference; used interchangeably where smaller reel size or sampling is preferred. | PGA871IRHDT is a direct form-fit-function alternative with identical performance - choose based on logistics and volume requirements. |
Compared with THS4509IRGTR, PGA870IRHDR provides digitally programmable gain essential for closed-loop amplitude control, while PGA871IRHDT offers identical functionality in a different packaging configuration - making PGA870IRHDR the sole choice when 6-bit parallel gain agility and power-down retention are required.
Availability
PGA870IRHDR is available at Aetrix Electronics and suitable for wireless infrastructure, radar signal processing, and automated test equipment requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for PGA870IRHDR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and digital signal technologies with broad industrial, automotive, and communications product portfolios.
The PGA870IRHDR belongs to TI's high-speed precision amplifier product line, engineered specifically for demanding RF/IF signal chain applications requiring wide bandwidth, low distortion, and programmable gain control in compact QFN packages.
FAQ
What is the operating supply voltage range for the PGA870IRHDR?
The PGA870IRHDR operates from a single +5-V supply with a specified range of 4.75 V to 5.25 V. Operation outside this range risks violating absolute maximum ratings and may cause permanent damage or parametric degradation. The device draws 143 mA typical quiescent current at +25°C and is not rated for operation with split supplies or voltages exceeding 6 V.
Does the PGA870IRHDR support single-ended input configurations?
Yes, the PGA870IRHDR accepts both differential and single-ended input signals. Its 150-Ω differential input impedance presents a well-defined termination; for single-ended use, one input (e.g., IN–) is typically AC-coupled to ground while the signal drives IN+. Input return loss remains <–40 dB below 300 MHz in either configuration, as verified in the datasheet's Figure 37 and Figure 38.
How does the power-down feature of the PGA870IRHDR behave during gain programming?
In power-down mode (PD pin low), the PGA870IRHDR's analog circuitry disables, reducing quiescent current to 2 mA, but its 6-bit digital gain control registers remain fully functional and retain state. This allows gain settings to be written and stored while powered down, enabling immediate full-performance operation upon PD deassertion - a critical capability for low-power wake-on-event architectures.
What is the thermal pad connection requirement for the PGA870IRHDR QFN package?
The exposed PowerPAD™ thermal pad on the PGA870IRHDR QFN-28 package must be soldered directly to a solid copper ground plane on the PCB. TI specifies this connection as mandatory for achieving the published θJA = 35°C/W thermal resistance and ensuring stable operation at +85°C ambient. Leaving the pad unconnected or floating violates the thermal design requirements and risks junction temperature exceedance and long-term reliability failure.
Can the PGA870IRHDR drive a 100-Ω differential load without performance degradation?
Yes, the PGA870IRHDR is characterized to drive 100-Ω differential loads with only minor distortion increase - OIP3 remains >+45 dBm and IMD3 stays above –95 dBc at 100 MHz. While the nominal load is 200 Ω, the output stage's low impedance (0.3 Ω series + 3.8 nH) ensures robust drive capability. Layout must maintain tight differential pair symmetry and proper termination to avoid reflections that could degrade SFDR.
PGA870IRHDR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 28-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Amplifier Type:
- Programmable Gain
- Number of Circuits:
- 1
- Output Type:
- -
- Slew Rate:
- 2900V/µs
- Gain Bandwidth Product:
- -
- -3db Bandwidth:
- 650 MHz
- Current - Input Bias:
- -
- Voltage - Input Offset:
- -
- Current - Supply:
- 143mA
- Current - Output / Channel:
- 50 mA
- Voltage - Supply Span (Min):
- 4.75 V
- Voltage - Supply Span (Max):
- 5.25 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-VQFN (5x5)
PGA870IRHDR FAQ
1.How can I place an order for PGA870IRHDR through Aetrix?
Please submit a Request for Quotation (RFQ) for PGA870IRHDR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PGA870IRHDR reliable?
The price and inventory of PGA870IRHDR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PGA870IRHDR is usually 5 days.
3.What payment methods are accepted for PGA870IRHDR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PGA870IRHDR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PGA870IRHDR?
PGA870IRHDR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PGA870IRHDR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PGA870IRHDR?
For technical support, including PGA870IRHDR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PGA870IRHDR requirements.
6.How does Aetrix verify that PGA870IRHDR is sourced from the original manufacturer or authorized distributors?
All PGA870IRHDR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PGA870IRHDR meets industry standards.
7.What is the process for return or replacement of PGA870IRHDR?
All PGA870IRHDR units undergo pre-shipment inspection (PSI). If there is an issue with PGA870IRHDR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PGA870IRHDR part is unused and in its original packaging.
Return procedure for PGA870IRHDR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PGA870IRHDR Tags
-
LM358DT
STMicroelectronics
-
LM358DR
Texas Instruments
-
LM2904DR
Texas Instruments
-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments
-
MCP6006T-E/OT
Microchip Technology
-
MCP6006UT-E/OT
Microchip Technology
-
LM324PWR
Texas Instruments
-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments
-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
