Diodes Incorporated PI2DPT1021XEAEX
- Part No.:
- PI2DPT1021XEAEX
- Manufacturer:
- Diodes Incorporated
- Category:
- Signal Buffers, Repeaters, Splitters
- Package:
- 32-XFQFN Exposed Pad
- Datasheet:
-
PI2DPT1021XEAEX.pdf
- Description:
- ACTIVE DISPLAY X1-QFN2845-32 T&R
- Quantity:
- Payment:

- Shipping:

Inventory:2,255
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PI2DPT1021XEAEX from Diodes Incorporated is a bidirectional, bit-level DisplayPort Alt Mode ReTimer IC for USB Type-C systems, supporting DP1.4 (10 Gbps/lane) and USB3.2 Gen2 (10 Gbps) with -23 dB channel loss compensation at 5 GHz, <1 ns latency, and programmable lane configuration (4-lane DP, 2-lane DP/USB, or dual USB3.2 Gen2) via I²C. It integrates adaptive CTLE, 3-tap TX equalization, AUX/SBU crossbar switching, and USB link power state compliance (U0–U3).
For engineers reviewing the PI2DPT1021XEAEX datasheet, PI2DPT1021XEAEX pinout, PI2DPT1021XEAEX application, or PI2DPT1021XEAEX equivalent, key selection considerations include bidirectional signal flow support, DP ALT mode AUX listener functionality, I²C-configurable lane mapping, 1.8 V single-supply operation, and integrated SBU/AUX routing for Type-C flip/non-flip plug compatibility.
Technical Context
The PI2DPT1021XEAEX implements a fully bidirectional retiming architecture with independent RX adaptive CTLE and TX 3-tap FIR equalization per lane, enabling real-time compensation of asymmetric channel loss in active cables and docking solutions. Its AUX Listener monitors AUX channel traffic to auto-detect DP data rate, lane count, swing/pre-emphasis, and D3 power-down requests.
USB Rx detection continuously monitors TX terminal plug status, while LFPS-based PWM message (LBPM) detection enables USB mode handshaking. The integrated AUX/SBU crossbar switch dynamically maps DP AUX± to Type-C SBU1/SBU2 pins, supporting both DFP-to-UFP and UFP-to-DFP signal flow without hardware reconfiguration.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data Rate | 10 Gbps per lane for DP1.4 and USB3.2 Gen2 - enables full-bandwidth Alt Mode operation over lossy PCB traces or cables. |
| Channel Loss Compensation | -23 dB at 5 GHz - supports >15 cm FR4 trace or active cable designs without external equalization. |
| Latency | <1 ns input-to-output - preserves timing integrity for high-speed serial protocols requiring tight jitter budgets. |
| Power Supply | 1.8 V ±5% - simplifies power delivery in compact Type-C dock and dongle designs using single-rail LDOs. |
| I²C Interface | Up to 1 MHz - allows fast configuration of lane assignment, power states, and AUX/SBU routing during system boot. |
| USB Power States | U0, U1, U2, U3 compliant - enables dynamic power gating aligned with USB link layer power management. |
| AUX/SBU Switching | Integrated bidirectional crossbar - eliminates need for discrete analog switches and reduces BOM count in Type-C connector routing. |
Pinout & Package
PI2DPT1021XEAEX is housed in a 32-pin X1-QFN2845-32 package (2.85 mm × 4.5 mm, 0.4 mm pitch, 0.45 mm height), thermally enhanced with exposed thermal pad. Pin functions are validated per Diodes DS43234 Rev 5-2.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Core power supply | 1.8 V supply for all internal logic, CTLE, and TX equalizer blocks; requires local 1 µF + 0.1 µF decoupling. |
| SCL, SDA | I²C interface | Configures lane mode, power states, AUX routing, and enables runtime reconfiguration without reset. |
| HPD_IN | SINK-side HPD control input | Allows system PD controller to assert/deassert hot-plug detect signal via I²C register write. |
| AUX_P/N | DisplayPort AUX channel I/O | Bidirectional differential pair for AUX communication; monitored by integrated AUX Listener for DP power management. |
| SBU1/SBU2 | Type-C sideband use pins | Internally switched to AUX_P/N based on plug orientation and mode - eliminates manual routing dependency. |
| DP_TX[0:3]/DP_RX[0:3] | DP lane differential pairs | Supports 1–4 lanes; directionality auto-detected or configured via I²C for source/sink or bidirectional active cable roles. |
| USB_TX[0:1]/USB_RX[0:1] | USB3.2 Gen2 differential pairs | Configurable as x1 or x2 lanes; supports simultaneous USB+DP operation in Alt Mode with shared PHY resources. |
Key Features
| Feature | Design Value |
|---|---|
| Bidirectional retiming | Enables identical signal integrity performance whether used in DFP→UFP or UFP→DFP direction - critical for active cable and reversible dock applications. |
| Adaptive CTLE + 3-tap TX EQ | Real-time receiver equalization and transmitter pre-compensation jointly mitigate frequency-dependent loss up to -23 dB at 5 GHz without host firmware intervention. |
| Integrated AUX/SBU crossbar | Automatically routes AUX± to correct SBU pins based on CC logic and plug orientation - removes layout constraints and reduces routing layers. |
| USB link power state compliance | Hardware-enforced U1/U2/U3 entry/exit synchronized with USB host controller - achieves sub-100 µA standby current in U3 without software polling. |
| Default Hi-Z safe state | All high-speed I/O pins power up in high-impedance - prevents signal contention during Type-C plug-in before configuration completes. |
Applications
| USB-C Active Cable | DP Alt Mode Docking Station |
|---|---|
Use Scenario: Bidirectional 10 Gbps signal extension across >1 m passive copper cable with >15 dB loss at 5 GHz. IC Role / Device Role / Timing Role: Bit-level ReTimer providing jitter cleaning, adaptive equalization, and lane reversal transparency. Use Value: Enables certified USB-C active cables meeting USB-IF electrical compliance without custom ASIC development. | Use Scenario: Single-port Type-C dock supporting simultaneous 4K@60Hz DP video output and 10 Gbps USB3.2 Gen2 data transfer. IC Role / Device Role / Timing Role: Lane-multiplexing ReTimer managing DP/USB coexistence, AUX handshaking, and HPD signaling under PD controller coordination. Use Value: Reduces PCB layer count by integrating AUX/SBU switching and eliminating discrete level shifters or muxes. |
| Notebook Internal DP Retimer | USB-C Dongle with Dual-Mode Video |
Use Scenario: Compensating 8–10 dB channel loss between SoC DP PHY and internal eDP panel connector on thin-bezel laptops. IC Role / Device Role / Timing Role: Source-side DP1.4 ReTimer with D3 power-down support and AUX listener for panel power state negotiation. Use Value: Extends display interface reach within constrained board space while maintaining VESA eDP compliance. | Use Scenario: Compact HDMI/DP adapter converting USB-C Alt Mode signals to legacy display interfaces. IC Role / Device Role / Timing Role: Mode-aware ReTimer selecting optimal lane configuration (2-lane DP or dual USB) based on sink capability reported via AUX. Use Value: Eliminates need for separate USB and DP retimers - one IC handles both protocols with runtime reconfiguration. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bidirectional DP Alt Mode ReTimer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TI TUSB1146 | Single-directional (source-only) DP1.4 ReTimer; no USB3.2 Gen2 support; no AUX listener or SBU switching. | Limited to fixed-source docking or internal display paths; cannot support active cables or UFP-initiated DP Alt Mode. | Select when only DP1.4 source-side retiming is required and USB coexistence is handled externally. |
| Parade PS8818 | Supports DP1.4 + USB3.2 Gen2 but lacks bidirectional operation; requires separate USB retimer for full Alt Mode compliance. | Needs additional ICs for USB retiming and AUX/SBU management; higher BOM cost and board area vs. PI2DPT1021XEAEX. | Choose if existing design uses Parade ecosystem tools and can accommodate multi-chip solution for USB/DP separation. |
Compared with TUSB1146 and PS8818, PI2DPT1021XEAEX uniquely integrates bidirectional retiming, USB3.2 Gen2 + DP1.4 co-processing, and autonomous AUX/SBU routing - reducing component count by up to two ICs in USB-C active cable and dock reference designs.
Availability
PI2DPT1021XEAEX is available at Aetrix Electronics and suitable for USB-C active cables, DP Alt Mode docking stations, notebook internal display interfaces, and compact dongles requiring stable component supply, consistent lead times, and long-term lifecycle support.
Supply support for PI2DPT1021XEAEX includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Diodes Incorporated is a global manufacturer of discrete semiconductors and integrated circuits, specializing in high-performance analog, logic, and connectivity solutions for consumer, computing, and industrial markets.
The PI2DPT1021 belongs to Diodes' USB-C Connectivity & Signal Integrity product line, engineered specifically for low-latency, protocol-aware retiming in bidirectional Type-C ecosystems where DP Alt Mode and USB3.2 Gen2 coexist on shared physical lanes.
FAQ
Does PI2DPT1021XEAEX support USB-C plug flip detection and automatic SBU routing?
Yes. The device integrates hardware-level CC logic interpretation and automatically configures the internal AUX/SBU crossbar switch to route DP AUX± signals to the correct SBU1/SBU2 pins based on plug orientation. This eliminates manual PCB routing decisions and ensures reliable operation in both flip and non-flip configurations without firmware involvement.
Can PI2DPT1021XEAEX operate in USB-only mode without DP functionality enabled?
Yes. Via I²C register configuration, the device can be set to 2-lane USB3.2 Gen2 x1 or x2 mode only, disabling DP lane drivers and AUX monitoring. In this state, it performs full USB retiming with adaptive CTLE and TX equalization, maintains U1–U3 power state compliance, and retains USB Rx termination detection for automatic power-down.
What is the thermal pad connection requirement for the XEA package?
The exposed thermal pad on the X1-QFN2845-32 (XEA) package must be soldered to a solid copper thermal land on the PCB, connected to the VSS plane through ≥4 thermal vias (0.3 mm diameter, spaced ≤1 mm apart). Diodes DS43234 specifies minimum 120 mm² copper area for continuous 10 Gbps operation at 85°C ambient.
How does the AUX Listener function impact DP power management?
The AUX Listener continuously monitors AUX channel traffic to detect D3 power-down requests, lane count changes, and voltage swing adjustments from the sink. Upon detecting a D3 request, it triggers internal power gating of unused lanes and asserts status to the system PD controller via I²C - enabling coordinated low-power states without host CPU intervention.
PI2DPT1021XEAEX Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Diodes Incorporated
- Series:
- -
- Package/Case:
- 32-XFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Retimer
- Applications:
- USB Type C
- Input:
- -
- Output:
- -
- Data Rate (Max):
- 10Gbps
- Number of Channels:
- 4
- Delay Time:
- -
- Signal Conditioning:
- Input Equalization
- Capacitance - Input:
- -
- Voltage - Supply:
- 1.71V ~ 1.89V
- Current - Supply:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- X1-QFN2845-32
PI2DPT1021XEAEX FAQ
1.How can I place an order for PI2DPT1021XEAEX through Aetrix?
Please submit a Request for Quotation (RFQ) for PI2DPT1021XEAEX on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PI2DPT1021XEAEX reliable?
The price and inventory of PI2DPT1021XEAEX are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PI2DPT1021XEAEX is usually 5 days.
3.What payment methods are accepted for PI2DPT1021XEAEX?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PI2DPT1021XEAEX transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PI2DPT1021XEAEX?
PI2DPT1021XEAEX orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PI2DPT1021XEAEX order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PI2DPT1021XEAEX?
For technical support, including PI2DPT1021XEAEX datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PI2DPT1021XEAEX requirements.
6.How does Aetrix verify that PI2DPT1021XEAEX is sourced from the original manufacturer or authorized distributors?
All PI2DPT1021XEAEX products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PI2DPT1021XEAEX meets industry standards.
7.What is the process for return or replacement of PI2DPT1021XEAEX?
All PI2DPT1021XEAEX units undergo pre-shipment inspection (PSI). If there is an issue with PI2DPT1021XEAEX, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PI2DPT1021XEAEX part is unused and in its original packaging.
Return procedure for PI2DPT1021XEAEX:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PI2DPT1021XEAEX Tags

-
PCA9509GM,125
NXP USA Inc.

-
PCA9617ADPJ
NXP USA Inc.
-
TCA9509DGKR
Texas Instruments
-
PCA9617ATPZ
NXP USA Inc.

-
PCA9517ADP,118
NXP USA Inc.

-
PCA9515ADP,118
NXP USA Inc.

-
PCA9515AD,118
NXP USA Inc.

-
PCA9517DP,118
NXP USA Inc.

-
TUSB211ARWBR
Texas Instruments

-
PCA9517AD,118
NXP USA Inc.
-
PCA9517ATP,147
NXP USA Inc.
-
P82B96PWR
Texas Instruments
Tech Hub
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…
A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…
Engineering guide to Raspberry Pi alternatives, covering chip-level differences, Orange Pi, ROCK, Jetson, Banana Pi, NanoPi, Compute Module, Pico, GPIO, camera, HAT compatibility, and replacement risks…
Engineering guide to dynamic load response testing for high-current buck converters, covering load step setup, slew rate, Vcore undershoot, overshoot, recovery time, probe location, output capacitors a…
