Diodes Incorporated PI6C4931504-04LIEX
- Part No.:
- PI6C4931504-04LIEX
- Manufacturer:
- Diodes Incorporated
- Category:
- Clock Buffers, Drivers
- Package:
- 20-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
PI6C4931504-04LIEX.pdf
- Description:
- IC CLK BUFFER 2:4 250MHZ 20TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,874
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PI6C4931504-04LIEX from Diodes Incorporated is a high-performance 4-output HCSL fanout buffer supporting up to 250MHz clock distribution with ultra-low additive phase jitter (<0.1 ps typ), 1.5ns typical propagation delay, and dual selectable inputs (CLK0/nCLK0 or CLK1). It operates from 2.5V or 3.3V supply and is qualified for industrial temperature range (–40°C to +85°C), deployed in high-speed networking switch clock trees.
For engineers reviewing the PI6C4931504-04LIEX datasheet, PI6C4931504-04LIEX pinout, PI6C4931504-04LIEX application, or PI6C4931504-04LIEX equivalent, key selection criteria include HCSL output compliance, input source select logic (CLK_SEL), output enable control (CLK_EN), IREF-based current setting, and TSSOP-20 thermal/power layout constraints.
Technical Context
This device implements a low-skew, single-ended-to-differential HCSL fanout architecture with two independent clock input paths selected via a dedicated CLK_SEL pin. Input switching is asynchronous and does not require synchronization logic.
Each of the four differential HCSL outputs (Q0/nQ0 through Q3/nQ3) delivers matched rise/fall times (175–700 ps), 48–52% duty cycle, and <100 ps output skew. Propagation delay is tightly controlled at 1.5 ns typ with <600 ps part-to-part skew under load.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output count | 4 HCSL differential pairs (Q0/nQ0 to Q3/nQ3) |
| Max output frequency | 250 MHz - supports PCIe Gen3 reference clocks and 10GbE PHY timing |
| Additive phase jitter | <0.1 ps RMS - enables low-bit-error-rate serial link timing integrity |
| Propagation delay | 1.5 ns typ - ensures deterministic inter-output timing alignment |
| Supply voltage | 2.5 V or 3.3 V - compatible with mixed-voltage backplane systems |
| Operating temp | –40°C to +85°C - validated for industrial-grade network equipment deployment |
| Input select | Dual-source: CLK0/nCLK0 (LVDS) or CLK1 (LVCMOS) via CLK_SEL pin |
Pinout & Package
TSSOP-20 package (173 mil width), lead-free and RoHS 3 compliant, with exposed pad not present. Thermal resistance θJA = 120°C/W (JEDEC standard board).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 GND | Power ground | Primary reference for all I/O and internal biasing; requires low-inductance PCB connection |
| 2 CLK_EN | Active-high output enable | Drives all HCSL outputs to high-impedance when LOW; synchronizes power-down sequencing |
| 3 CLK_SEL | Input source select | 0 = CLK0/nCLK0 (differential); 1 = CLK1 (single-ended LVCMOS) |
| 4,5 CLK0 / nCLK0 | Differential clock input | LVDS-compatible input pair; 150–1300 mV pk-pk amplitude range |
| 6 CLK1 | Single-ended clock input | LVCMOS input; VIH/VIL thresholds scale with VDD (2.5V or 3.3V) |
| 9 IREF | Current-setting reference | Connects external resistor to set HCSL output current (typically 12–16 mA per leg) |
| 10,13,18 VDD | Core power supply | Three independent VDD pins reduce supply noise coupling between output banks |
| 11,12 Q3 / nQ3 | HCSL output pair | Matched differential output with 520–800 mV VOH and 0–150 mV VOL |
| 14,15 Q2 / nQ2 | HCSL output pair | Same electrical specs as Q3/nQ3; <100 ps skew vs. other outputs |
| 16,17 Q1 / nQ1 | HCSL output pair | Identical drive strength and timing; supports daisy-chain or star topology |
| 19,20 Q0 / nQ0 | HCSL output pair | Primary output bank; used for critical timing paths in switch fabric applications |
Key Features
| Feature | Design Value |
|---|---|
| Dual-input clock selection | Hardware-selectable between differential (CLK0/nCLK0) and single-ended (CLK1) sources without reconfiguration overhead |
| Ultra-low additive jitter | <0.1 ps RMS enables clean sampling margins for 25 Gbps SerDes receivers |
| Low propagation delay variation | 1.5 ns typ ±0.2 ns across temperature and voltage ensures predictable system-level timing closure |
| HCSL output compliance | Meets JEDEC HCSL v1.0 spec for voltage levels, crossing point (250–550 mV), and skew - no external termination required |
| Industrial temperature operation | Validated performance over –40°C to +85°C ambient without derating - suitable for uncooled telecom chassis |
Applications
| 10GbE Line Cards | PCIe Gen3 Switch Fabric |
|---|---|
Use Scenario: Distributing 156.25 MHz reference clocks to multiple PHYs on a line card with tight jitter budget. IC Role / Device Role / Timing Role: Low-jitter fanout buffer providing synchronized HCSL clocks to four 10GbE transceivers. Use Value: Sub-0.1 ps additive jitter preserves eye opening margin; TSSOP-20 footprint simplifies layout near dense connector areas. | Use Scenario: Clock distribution across multi-lane PCIe Gen3 switch ASIC and retimer ICs on a midplane board. IC Role / Device Role / Timing Role: Fanout buffer delivering 100 MHz differential clocks with matched skew to eight endpoints (via two PI6C4931504-04 devices). Use Value: 1.5 ns propagation delay and <100 ps output skew ensure simultaneous lane alignment; dual-input support allows fallback to backup oscillator. |
| High-Density Router Backplanes | Optical Transport Network (OTN) Timing Modules |
Use Scenario: Driving clock inputs of multiple packet processing ASICs and memory controllers in a 1RU router chassis. IC Role / Device Role / Timing Role: Centralized clock repeater enabling star-topology distribution from a single OCXO source. Use Value: 250 MHz capability supports future 25G/50G SerDes rates; industrial temp rating avoids forced-air cooling. | Use Scenario: Generating synchronized 622.08 MHz or 1250 MHz clocks for OTU2/OTU4 framer ICs in metro DWDM systems. IC Role / Device Role / Timing Role: Jitter-clean buffer stage after a programmable clock generator to meet ITU-T G.823/G.8262 mask requirements. Use Value: Ultra-low additive jitter contributes <0.1 ps to total jitter budget - critical for meeting BER <1e-15 at 100+ Gbps aggregate throughput. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar HCSL fanout buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| IDT 8T49N241 | Integrated PLL + fanout; higher power (120 mA), larger QFN-40 package | Used where clock synthesis and jitter cleaning are needed upstream | Select when system lacks clean reference source and requires on-chip PLL |
| ON Semiconductor NB3N5104 | 4-output HCSL; 200 MHz max, 0.15 ps jitter, TSSOP-20 package | Limited to lower-frequency applications (e.g., SATA, USB 3.0) | Select for cost-sensitive designs where 250 MHz headroom is unnecessary |
Compared with IDT 8T49N241 and NB3N5104, the PI6C4931504-04LIEX offers optimal balance of 250 MHz bandwidth, sub-0.1 ps jitter, and TSSOP-20 footprint-making it preferred for space-constrained, high-frequency fanout-only use cases without synthesis needs.
Availability
PI6C4931504-04LIEX is available at Aetrix Electronics and suitable for 10GbE line cards, PCIe Gen3 switch fabric, and high-density router backplanes requiring stable component supply, long-term lifecycle assurance, and RoHS 3-compliant sourcing.
Supply support for PI6C4931504-04LIEX includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Diodes Incorporated is a global manufacturer of discrete semiconductors and integrated circuits, specializing in high-performance analog, logic, and timing solutions for industrial, computing, and communications markets.
The PI6C4931504-04 belongs to Diodes' Pericom timing product line, engineered specifically for low-jitter clock distribution in high-speed data infrastructure where signal integrity and layout simplicity are critical.
FAQ
What is the recommended external resistor value for IREF?
The IREF pin sets HCSL output current via an external resistor to ground. For nominal 14 mA per output leg at 3.3 V, a 1.2 kΩ ±1% resistor is recommended. At 2.5 V, use 909 Ω. Resistor tolerance directly affects output swing accuracy and should be ≤1% for jitter-critical applications.
Does PI6C4931504-04LIEX support spread-spectrum clocking (SSC)?
No. The PI6C4931504-04LIEX is a fixed-frequency fanout buffer with no internal modulation circuitry or SSC input support. It preserves input clock spectral content without intentional spreading. For SSC applications, a separate modulated source must drive CLK0/nCLK0 or CLK1.
Can CLK_EN be toggled dynamically during operation?
Yes. CLK_EN supports real-time enable/disable of all HCSL outputs without disrupting internal biasing or causing glitches. Output transitions are monotonic and bounded by specified rise/fall times. No minimum pulse width is required, but metastability filtering is not implemented - avoid asynchronous assertion relative to input clocks.
Is there a thermal pad on the TSSOP-20 package?
No. The PI6C4931504-04LIEX uses a standard TSSOP-20 package (173 mil width) without an exposed thermal pad. Thermal dissipation relies on PCB copper area connected to the three VDD pins and GND pin. Recommended layout includes ≥2 cm² of 2-oz copper pour tied to Pin 1 (GND) for industrial-temp operation at full load.
PI6C4931504-04LIEX Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Diodes Incorporated
- Series:
- -
- Package/Case:
- 20-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Fanout Buffer (Distribution), Multiplexer
- Number of Circuits:
- 1
- Ratio - Input:Output:
- 2:4
- Differential - Input:Output:
- Yes/Yes
- Input:
- LVCMOS, LVTTL
- Output:
- HCSL
- Frequency - Max:
- 250 MHz
- Voltage - Supply:
- 2.375V ~ 3.63V
- Operating Temperature:
- -40°C ~ 85°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 20-TSSOP
PI6C4931504-04LIEX FAQ
1.How can I place an order for PI6C4931504-04LIEX through Aetrix?
Please submit a Request for Quotation (RFQ) for PI6C4931504-04LIEX on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PI6C4931504-04LIEX reliable?
The price and inventory of PI6C4931504-04LIEX are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PI6C4931504-04LIEX is usually 5 days.
3.What payment methods are accepted for PI6C4931504-04LIEX?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PI6C4931504-04LIEX transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PI6C4931504-04LIEX?
PI6C4931504-04LIEX orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PI6C4931504-04LIEX order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PI6C4931504-04LIEX?
For technical support, including PI6C4931504-04LIEX datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PI6C4931504-04LIEX requirements.
6.How does Aetrix verify that PI6C4931504-04LIEX is sourced from the original manufacturer or authorized distributors?
All PI6C4931504-04LIEX products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PI6C4931504-04LIEX meets industry standards.
7.What is the process for return or replacement of PI6C4931504-04LIEX?
All PI6C4931504-04LIEX units undergo pre-shipment inspection (PSI). If there is an issue with PI6C4931504-04LIEX, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PI6C4931504-04LIEX part is unused and in its original packaging.
Return procedure for PI6C4931504-04LIEX:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PI6C4931504-04LIEX Tags

-
PL133-37TC-R
Microchip Technology

-
PL133-27GC-R
Microchip Technology
-
LMK1C1102DQFR
Texas Instruments
-
LMK1C1102PWR
Texas Instruments
-
LMK1C1104DQFR
Texas Instruments
-
LMK1C1104PWR
Texas Instruments

-
CDC3RL02YFPR
Texas Instruments

-
SY75602ATWL-TR
Microchip Technology
-
SY75603ATWL-TR
Microchip Technology

-
5PB1102CMGI8
Renesas Electronics Corporation

-
PL133-27GI-R
Microchip Technology

-
551MLFT
Renesas Electronics Corporation
Tech Hub
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…
A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…
Engineering guide to Raspberry Pi alternatives, covering chip-level differences, Orange Pi, ROCK, Jetson, Banana Pi, NanoPi, Compute Module, Pico, GPIO, camera, HAT compatibility, and replacement risks…

