Diodes Incorporated PI6CG15401ZHIEX
- Part No.:
- PI6CG15401ZHIEX
- Manufacturer:
- Diodes Incorporated
- Package:
- 32-VFQFN Exposed Pad
- Datasheet:
-
PI6CG15401ZHIEX.pdf
- Description:
- IC CLOCK GENERATOR 32TQFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,500
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PI6CG15401 from Diodes Incorporated is an ultra-low-power, 4-output PCIe Gen1–Gen4 clock generator with on-chip HCSL termination, 25 MHz crystal/CMOS input, and 100 MHz differential outputs. It integrates a proprietary low-jitter PLL, supports SMBus or strapping-pin configuration, and delivers <50 ps cycle-to-cycle jitter and <50 ps output-to-output skew for high-speed serial link timing in server backplanes and storage controllers.
For engineers reviewing the PI6CG15401 datasheet, PI6CG15401 pinout, PI6CG15401 application, or PI6CG15401 equivalent, key selection criteria include PCIe Gen4 compliance, per-output enable/disable control (OE0#–OE3#), programmable slew rate/amplitude via SMBus or pins, spread-spectrum selection (0% / –0.25% / –0.5%), and integrated 33 Ω on-die series termination eliminating 16 external resistors.
Technical Context
The PI6CG15401 employs a fully integrated PLL architecture optimized for PCIe reference clock distribution, with independent analog (VDDA/VDD_OSC) and digital (VDD_DIG/VDDO) power domains to isolate noise-sensitive oscillator and output stages. Its phase-locked loop achieves sub-1 ps RMS phase jitter on the CMOS REFOUT and meets PCIe Gen4 integrated jitter limits (≤0.5 ps RMS) across all four HCSL outputs.
Configuration is supported via dual modes: hardwired strapping (SS_SEL_TRI, SADR, OE# pins) for boot-time setup, and 3.3 V-tolerant SMBus interface (SCLK/SDATA) for runtime reprogramming of slew rate, amplitude, spread spectrum, and output enables - enabling board-level optimization without hardware changes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Frequency | 25 MHz crystal or CMOS reference - matches standard PCIe reference clock source |
| Output Frequency | 100 MHz differential HCSL - compliant with PCIe Gen1–Gen4 common clock architecture |
| Differential Jitter | <50 ps cycle-to-cycle - ensures timing margin for 16 GT/s Gen4 receivers |
| REFOUT Phase Jitter | <1.5 ps RMS (12 kHz–5 MHz) - provides ultra-clean low-noise reference for auxiliary circuitry |
| Supply Voltage | 1.5 V ±5% (VDD_DIG/VDDA/VDD_OSC/VDD_REFOUT/VDDO) - enables single-rail system power design |
| Power Consumption | 25 mA IDDO + 9 mA IDDA + 4 mA IDD = ~38 mA total @ 100 MHz - supports thermal-constrained server modules |
| SMBus Interface | 400 kHz max, 3.3 V tolerant - allows reuse of existing system management bus without level shifters |
Pinout & Package
Package: 32-lead 5×5 mm TQFN (ZH), 0.5 mm pitch, exposed thermal pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| XTAL_IN/CLK | Clock Input | Accepts 25 MHz fundamental-mode crystal or CMOS reference; internal 5 pF capacitance simplifies crystal load matching |
| Q0+ / Q0− to Q3+ / Q3− | Differential Outputs | Four 100 MHz HCSL pairs with integrated 33 Ω series termination - eliminates external resistors and reduces layout area |
| OE0#–OE3# | Output Enable | Individual active-low enables per output pair; internal pull-down ensures safe default-off state at power-up |
| REFOUT | CMOS Reference Output | Buffered 100 MHz LVCMOS output with <1.5 ps RMS phase jitter - usable as low-noise timing source for PHYs or PLLs |
| PD# | Power-Down Control | Active-low entry into ultra-low-power mode (IDDO_PD ≤ 0.1 mA); internal pull-up ensures wake-on-power-up |
| SS_SEL_TRI | Spread-Spectrum Select | Tri-level latched input setting initial SS amount: 0 = off, M = –0.25%, 1 = –0.5% - reduces EMI without firmware involvement |
Key Features
| Feature | Design Value |
|---|---|
| On-chip HCSL termination | Integrated 33 Ω series resistor per output - saves 16 discrete resistors and improves signal integrity vs. PCB trace impedance mismatch |
| Per-output slew rate control | Independent SMBus-programmable slew rates (0.8–3.6 V/ns) per Q0–Q3 - enables EMI tuning without changing BOM |
| Ultra-low power operation | Total supply current ≤38 mA @ full 100 MHz operation - reduces thermal load in dense PCIe switch cards |
| Wake-on-LAN support | Dedicated REFOUT enable and low-power wake mode (IDDA_WL ≤1 mA) - maintains reference clock during system sleep states |
| PCIe Gen4-compliant jitter | 0.3–0.5 ps RMS integrated phase jitter (10 kHz–Nyquist) - meets PCIe 5.0 base spec margin for Gen4 links |
Applications
| Server Backplane Clocking | PCIe Switch Card Timing |
|---|---|
Use Scenario: Distributing synchronized 100 MHz clocks to multiple PCIe slots and add-in cards in 1U/2U rack servers. IC Role / Device Role / Timing Role: Primary PCIe reference clock generator with on-die termination and per-slot output enable. Use Value: Eliminates 16 external termination resistors per device, reducing BOM cost and improving layout density for multi-lane backplanes. | Use Scenario: Providing low-jitter clocking to PCIe Gen4 switches (e.g., Broadcom BCM57504) and attached NVMe SSDs. IC Role / Device Role / Timing Role: Ultra-low-phase-jitter clock source meeting PCIe Gen4 common clock architecture (CCA) requirements. Use Value: Sub-0.5 ps RMS integrated jitter ensures timing margin for 16 GT/s data rates under PVT variation and crosstalk. |
| Storage Controller Timing | Embedded AI Accelerator Board |
Use Scenario: Clocking SAS/SATA host bus adapters and NVMe RAID controllers requiring deterministic latency. IC Role / Device Role / Timing Role: Low-skew (≤50 ps) 4-output generator with individual OE# control for selective lane activation. Use Value: Enables dynamic power gating of unused PCIe lanes while maintaining stable timing on active paths. | Use Scenario: Supplying reference clocks to FPGA-based AI inference accelerators with mixed PCIe Gen3/Gen4 interfaces. IC Role / Device Role / Timing Role: Configurable clock generator supporting both legacy and next-gen link speeds via SMBus runtime tuning. Use Value: Programmable amplitude (0.55–0.8 V) and slew rate allow optimization for different receiver input thresholds and EMI targets. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar PCIe clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| IDT8T49N242 | 4-output, 1.8 V supply, higher power (65 mA), no on-chip termination | Requires external 33 Ω resistors per output; better suited for mixed-voltage systems with 1.8 V rails | Select when 1.8 V system rail is available and board space permits external termination |
| Si53320-B-GM | 4-output, 3.3 V supply, higher jitter (1.2 ps RMS), no spread spectrum | Lacks SS modulation and per-output enable; simpler configuration but less EMI flexibility | Select for cost-sensitive industrial PCIe applications where EMI reduction is secondary |
Compared with IDT8T49N242 and Si53320-B-GM, the PI6CG15401 uniquely combines 1.5 V operation, on-die HCSL termination, and tri-level spread-spectrum control - delivering lower system BOM cost, reduced layout complexity, and superior EMI suppression for Gen4-capable server and storage platforms.
Availability
PI6CG15401 is available at Aetrix Electronics and suitable for server backplanes, PCIe switch cards, storage controllers, and embedded AI accelerator boards requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for PI6CG15401 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Diodes Incorporated is a global manufacturer of discrete semiconductors and integrated circuits, specializing in high-performance timing, power management, and signal integrity solutions for computing, communications, and industrial markets.
The PI6CG15401 belongs to Diodes' PCIe-optimized clock generator product line, designed specifically to meet the low-jitter, low-power, and integration demands of Gen1–Gen4 serial link infrastructure in data center and enterprise storage systems.
FAQ
What is the function of the SS_SEL_TRI pin?
The SS_SEL_TRI pin is a tri-level latched input that sets the initial spread-spectrum modulation amount at power-up: logic '0' disables spread spectrum, 'M' (mid-voltage ≈0.5×VDD) selects –0.25% down-spread, and '1' selects –0.5% down-spread. It operates independently of SMBus and provides hardware-configurable EMI reduction without firmware dependency.
Does PI6CG15401 support PCIe Gen5 timing requirements?
No - the PI6CG15401 is specified and validated for PCIe Gen1 through Gen4 (100 MHz, 100 ppm accuracy, ≤0.5 ps RMS integrated jitter). It does not meet Gen5's 32 GT/s requirements (200 MHz output, tighter jitter specs), and its datasheet makes no Gen5 claims. For Gen5, Diodes recommends the PI6CG2040x family.
How does the on-chip HCSL termination work electrically?
The PI6CG15401 integrates a 33 Ω series resistor within each HCSL output driver (Q0+/- through Q3+/-), matched to standard 100 Ω differential PCB trace impedance. This eliminates the need for external 33 Ω resistors, reduces signal reflections at the source, and improves rise/fall time symmetry - verified by differential output swing (300–1450 mV) and skew (<50 ps) measurements.
Can REFOUT be used as a system reset synchronizer?
No - REFOUT is a buffered 100 MHz LVCMOS clock output with <1.5 ps RMS phase jitter and 45–55% duty cycle, intended as a low-noise timing reference. It lacks reset assertion capability, edge-triggered control, or glitch-free startup behavior required for reset synchronization. Use dedicated reset ICs (e.g., Diodes APX803) for that function.
PI6CG15401ZHIEX Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Diodes Incorporated
- Series:
- -
- Package/Case:
- 32-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Clock Generator
- PLL:
- Yes
- Input:
- CMOS, Crystal
- Output:
- CMOS, HCSL
- Number of Circuits:
- 1
- Ratio - Input:Output:
- 2:8
- Differential - Input:Output:
- No/Yes
- Frequency - Max:
- 100MHz
- Divider/Multiplier:
- No/No
- Voltage - Supply:
- 1.425V ~ 1.575V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 32-TQFN (5x5)
PI6CG15401ZHIEX FAQ
1.How can I place an order for PI6CG15401ZHIEX through Aetrix?
Please submit a Request for Quotation (RFQ) for PI6CG15401ZHIEX on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PI6CG15401ZHIEX reliable?
The price and inventory of PI6CG15401ZHIEX are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PI6CG15401ZHIEX is usually 5 days.
3.What payment methods are accepted for PI6CG15401ZHIEX?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PI6CG15401ZHIEX transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PI6CG15401ZHIEX?
PI6CG15401ZHIEX orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PI6CG15401ZHIEX order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PI6CG15401ZHIEX?
For technical support, including PI6CG15401ZHIEX datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PI6CG15401ZHIEX requirements.
6.How does Aetrix verify that PI6CG15401ZHIEX is sourced from the original manufacturer or authorized distributors?
All PI6CG15401ZHIEX products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PI6CG15401ZHIEX meets industry standards.
7.What is the process for return or replacement of PI6CG15401ZHIEX?
All PI6CG15401ZHIEX units undergo pre-shipment inspection (PSI). If there is an issue with PI6CG15401ZHIEX, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PI6CG15401ZHIEX part is unused and in its original packaging.
Return procedure for PI6CG15401ZHIEX:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PI6CG15401ZHIEX Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas Electronics Corporation
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas Electronics Corporation
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas Electronics Corporation

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…
A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…
Engineering guide to Raspberry Pi alternatives, covering chip-level differences, Orange Pi, ROCK, Jetson, Banana Pi, NanoPi, Compute Module, Pico, GPIO, camera, HAT compatibility, and replacement risks…

