Diodes Incorporated PI6CG18401ZHIEX
- Part No.:
- PI6CG18401ZHIEX
- Manufacturer:
- Diodes Incorporated
- Package:
- 32-VFQFN Exposed Pad
- Datasheet:
-
PI6CG18401ZHIEX.pdf
- Description:
- IC CLOCK GENERATOR 32TQFN
- Quantity:
- Payment:

- Shipping:

Inventory:20,472
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PI6CG18401 from Diodes Incorporated is a 4-output PCIe Gen1–Gen4 clock generator with integrated HCSL drivers, 1.8V supply, 25MHz crystal/CMOS input, and on-chip 50Ω termination per differential output. It delivers 100MHz low-power HCSL clocks with <50ps cycle-to-cycle jitter and supports spread-spectrum options (0%, –0.25%, –0.5%) for EMI reduction in high-speed server and storage platforms.
For engineers reviewing the PI6CG18401 datasheet, PI6CG18401 pinout, PI6CG18401 application, or PI6CG18401 equivalent, key selection criteria include PCIe Gen4 phase jitter compliance (≤0.5ps RMS), individual output enable control via OE# pins, SMBus- or strapping-based configuration, and power-down current as low as 0.6mA total.
Technical Context
The PI6CG18401 employs a proprietary PLL architecture optimized for PCIe timing budgets, achieving <0.5ps RMS integrated phase jitter at PCIe Gen4 (100MHz) with 2–5MHz PLL bandwidth and 10MHz CDR reference. Its analog PLL core uses a 25MHz fundamental-mode crystal input and generates four synchronized, independently enabled HCSL outputs with programmable slew rate and amplitude.
Configuration is supported via tri-level SS_SEL_TRI pin for spread-spectrum selection at power-up or through a 3.3V-tolerant SMBus interface (7-bit address 0x68/0x6A), enabling dynamic register writes to output enable, slew rate, amplitude, and REFOUT control registers - all while maintaining 1.8V core logic and separate VDDO/VDDA supplies for noise isolation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Count & Type | 4 × differential HCSL + 1 × CMOS REFOUT; eliminates need for 16 external termination resistors |
| Input Frequency | 25MHz crystal or CMOS reference; supports fundamental-mode XTAL with 8pF load capacitance |
| Differential Jitter | <50ps cycle-to-cycle; meets PCIe Gen4 spec (0.3–0.5ps RMS phase jitter) |
| Supply Voltages | VDD_DIG/VDD_OSC/VDD_REFOUT/VDDA = 1.7–1.9V; VDDO = 1.7–1.9V; enables low-noise domain partitioning |
| Power Consumption | 25mA IDDO + 9mA IDDA + 6mA IDD = ~39mA total @100MHz; drops to 1mA in Wake-on-LAN mode |
| Spread Spectrum | Selectable 0% / –0.25% / –0.5% triangular modulation at 30–33kHz; reduces EMI peak emissions |
| Interface | SMBus v2.0 compliant (400kHz max); 3.3V-tolerant SCLK/SDATA; supports block read/write and latched strapping |
Pinout & Package
Package: 32-lead 5×5mm TQFN (0.5mm pitch), thermally enhanced with exposed pad (GNDA pin 20).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| XTAL_IN/CLK (2) | Clock Reference Input | Accepts 25MHz CMOS or crystal; internal 5pF capacitance simplifies XTAL layout |
| Q0+ / Q0– (13,14) | Differential Output Pair | HCSL outputs with on-chip 50Ω termination; swing 300–1551mV, cross-point 250–550mV |
| OE0# (12) | Output Enable Control | Active-low CMOS input with internal pull-down; disables Q0 pair to Low/Low state |
| SADR/REFOUT (6) | Address Select / Output | Strap pin selects SMBus address (0x68 or 0x6A); doubles as 1.8V LVCMOS REFOUT when configured |
| PD# (31) | Power-Down Control | CMOS input with internal pull-up; asserts power-down mode (IDDO_PD ≤ 0.1mA) on low |
| SS_SEL_TRI (32) | Spread-Spectrum Selector | Tri-level latched input: '0'=off, 'M'=–0.25%, '1'=–0.5%; sets modulation at power-up |
Key Features
| Feature | Design Value |
|---|---|
| On-chip HCSL termination | 50Ω per output pair; removes 16 discrete resistors and improves signal integrity in dense PCB layouts |
| Per-output slew rate control | Four independent registers (Byte 2) allow fine-tuning of edge rates (1.1–4.4 V/ns) to match trace impedance |
| Individual output enable | Four dedicated OE# pins (12,17,24,29) plus SMBus register override for flexible power gating |
| Low-power Wake-on-LAN mode | REFOUT remains active while Q outputs disabled; draws only 1–2mA total for standby clocking |
| PCIe Gen4-compliant jitter | 0.37ps RMS integrated phase jitter (10kHz–50MHz); validated for CDR lock in Gen4 root complex applications |
Applications
| PCIe Gen4 Server Backplane | Enterprise NVMe SSD Controller |
|---|---|
Use Scenario: High-density 1U rack server requiring four synchronized 100MHz clocks for CPU, PCH, and dual PCIe switch uplinks. IC Role / Device Role / Timing Role: Primary PCIe clock generator providing low-jitter, spread-spectrum-enabled HCSL clocks to meet PCIe Gen4 eye diagram and jitter budget requirements. Use Value: On-chip termination reduces BOM count and layout complexity; <50ps output skew ensures deterministic inter-lane timing alignment across backplane traces. | Use Scenario: Dual-NVMe M.2 SSD module with host controller and flash controller each requiring independent 100MHz PCIe clocks. IC Role / Device Role / Timing Role: Clock source delivering four isolated, individually enabled HCSL outputs to separate PCIe lanes and controllers. Use Value: Per-output OE# pins and SMBus control allow dynamic lane power gating; 0.5ps RMS phase jitter guarantees reliable CDR lock under thermal stress. |
| AI Accelerator PCIe Expansion Card | Industrial Embedded Computing Platform |
Use Scenario: FPGA-based AI accelerator card with multiple high-bandwidth PCIe x16 interfaces sharing a common clock domain. IC Role / Device Role / Timing Role: Central clock generator synchronizing FPGA transceivers, memory controllers, and PCIe PHYs to a single low-jitter 100MHz reference. Use Value: Programmable slew rate and amplitude per output optimize signal integrity across mixed-impedance routing; spread spectrum reduces radiated emissions in compact card form factor. | Use Scenario: Fanless industrial PC with extended temperature range (–40°C to +85°C) requiring robust PCIe timing for I/O expansion modules. IC Role / Device Role / Timing Role: Industrial-grade clock generator supplying stable 100MHz HCSL clocks with guaranteed operation across full temp range and supply variation (1.7–1.9V). Use Value: Total supply current ≤39mA at 85°C ambient ensures thermal stability; AEC-Q100-capable process supports long-life deployments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar PCIe clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| IDT8P34S1208NLGI | 8-output, 3.3V supply, no on-chip termination; requires external 33Ω series resistors | Higher channel count but larger footprint (40-QFN); higher power (65mA) | Choose when >4 outputs or 3.3V system integration is required; avoid if board space or BOM count is constrained. |
| Si53301-B-GM | 4-output, 1.8V, but uses LVDS outputs (not HCSL); no spread spectrum; 0.8ps RMS jitter | Limited to LVDS receivers; lacks OE# pins and SMBus flexibility | Prefer for legacy LVDS-based systems where HCSL compatibility is unnecessary and ultra-low jitter is secondary to cost. |
Compared with IDT8P34S1208NLGI and Si53301-B-GM, the PI6CG18401 uniquely combines on-chip HCSL termination, per-output enable/slew control, and PCIe Gen4-compliant jitter in a 5×5mm package - reducing layout risk and component count without sacrificing configurability or thermal performance.
Availability
PI6CG18401 is available at Aetrix Electronics and suitable for PCIe Gen4 server motherboards, enterprise NVMe SSDs, AI accelerator cards, and industrial embedded computing platforms requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for PI6CG18401 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Diodes Incorporated is a global manufacturer of discrete semiconductors and integrated circuits, specializing in high-performance timing, power management, and signal integrity solutions for computing, industrial, and communications markets.
The PI6CG18401 belongs to Diodes' PCIe-optimized clock generator product line, designed specifically to replace legacy clock trees in Gen3/Gen4 systems with single-chip, low-power, high-integration alternatives that simplify layout and improve jitter margin.
FAQ
What is the minimum startup time from power-up to stable 100MHz HCSL output?
The PI6CG18401 achieves full output stability within 10ms after power-up and crystal stabilization, with PLL lock time specified at 20ms maximum. The tSTARTUP parameter includes both oscillator start-up and PLL acquisition; actual first-edge delay is ≤1.8ms after PD# de-assertion, per DS39948 Rev 3-2 Section 7.
Can the REFOUT pin be used simultaneously as an SMBus address select pin?
Yes - pin 6 (SADR/REFOUT) functions as either SMBus address selector (when pulled high/low/mid during power-up) or as a 1.8V LVCMOS buffered reference output, but not both concurrently. Configuration is latched at power-up; once set to REFOUT mode, SMBus addressing defaults to fixed 0x68/0x6A based on internal strap state.
How does the on-chip HCSL termination affect PCB layout compared to discrete termination?
On-chip 50Ω termination eliminates eight 33Ω series resistors and eight 50Ω AC-coupling shunt resistors per output pair, reducing netlist complexity, saving ~24mm² board area, and removing stub-induced reflections. Layout requires only direct microstrip routing to the receiver with controlled 100Ω differential impedance - no resistor placement or via transitions near the IC.
Is the PI6CG18401 qualified for automotive applications?
No - the PI6CG18401 is rated for industrial temperature range (–40°C to +85°C) and is not AEC-Q100 qualified. Diodes offers automotive-grade variants (e.g., PI6CG18401Q) with PPAP documentation, IATF 16949 manufacturing, and extended reliability testing; contact Diodes sales for Q-grade part numbers and qualification reports.
PI6CG18401ZHIEX Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Diodes Incorporated
- Series:
- -
- Package/Case:
- 32-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Clock Generator
- PLL:
- Yes
- Input:
- CMOS, Crystal
- Output:
- CMOS, HCSL
- Number of Circuits:
- 1
- Ratio - Input:Output:
- 1:4
- Differential - Input:Output:
- No/Yes
- Frequency - Max:
- 100MHz
- Divider/Multiplier:
- No/No
- Voltage - Supply:
- 1.7V ~ 1.9V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 32-TQFN (5x5)
PI6CG18401ZHIEX FAQ
1.How can I place an order for PI6CG18401ZHIEX through Aetrix?
Please submit a Request for Quotation (RFQ) for PI6CG18401ZHIEX on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PI6CG18401ZHIEX reliable?
The price and inventory of PI6CG18401ZHIEX are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PI6CG18401ZHIEX is usually 5 days.
3.What payment methods are accepted for PI6CG18401ZHIEX?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PI6CG18401ZHIEX transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PI6CG18401ZHIEX?
PI6CG18401ZHIEX orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PI6CG18401ZHIEX order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PI6CG18401ZHIEX?
For technical support, including PI6CG18401ZHIEX datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PI6CG18401ZHIEX requirements.
6.How does Aetrix verify that PI6CG18401ZHIEX is sourced from the original manufacturer or authorized distributors?
All PI6CG18401ZHIEX products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PI6CG18401ZHIEX meets industry standards.
7.What is the process for return or replacement of PI6CG18401ZHIEX?
All PI6CG18401ZHIEX units undergo pre-shipment inspection (PSI). If there is an issue with PI6CG18401ZHIEX, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PI6CG18401ZHIEX part is unused and in its original packaging.
Return procedure for PI6CG18401ZHIEX:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PI6CG18401ZHIEX Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas Electronics Corporation
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas Electronics Corporation
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas Electronics Corporation

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…
A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…
Engineering guide to Raspberry Pi alternatives, covering chip-level differences, Orange Pi, ROCK, Jetson, Banana Pi, NanoPi, Compute Module, Pico, GPIO, camera, HAT compatibility, and replacement risks…
Engineering guide to dynamic load response testing for high-current buck converters, covering load step setup, slew rate, Vcore undershoot, overshoot, recovery time, probe location, output capacitors a…

