Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Development Boards, Kits, Programmers > Evaluation Boards > Evaluation and Demonstration Boards and Kits

Diodes Incorporated PI7C9X2G304EVAEVB-X1U

Name: PI7C9X2G304EVAEVB-X1U
Brand: Diodes Incorporated
SKU: PI7C9X2G304EVAEVB-X1U
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: PI7C9X2G304EVAEVB-X1U

Manufacturer:: Diodes Incorporated

Category:: Evaluation and Demonstration Boards and Kits

Package:

Datasheet:: PI7C9X2G304EVAEVB-X1U.pdf

Description:: EVAL BOARD FOR PI7C9X2G304EVA

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,978

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

PI7C9X2G304EVAEVB-X1U from Diodes Incorporated is a PCIe Gen 2 packet switch IC with 3 ports (1 upstream + 2 downstream), 4-lane configuration, 2.5 GT/s per lane, and integrated 8K-byte packet buffer. It implements full PCI Express Base Specification v2.1 routing, arbitration, flow control, and TLP encapsulation/decapsulation. Used in embedded computing systems requiring expansion of PCIe connectivity behind a root complex.

For engineers reviewing the PI7C9X2G304EVAEVB-X1U datasheet, PI7C9X2G304EVAEVB-X1U pinout, PI7C9X2G304EVAEVB-X1U application, or PI7C9X2G304EVAEVB-X1U equivalent, key selection criteria include port topology flexibility, low-latency switching (<120 ns typical), EEPROM-based configuration, SMBus/I²C system management, and compliance with PCIe Gen 2 electrical and protocol requirements.

Technical Context

This switch implements a transparent, non-bridged PCIe topology with support for split-transaction ordering, virtual channel arbitration, and credit-based flow control across all three ports. It handles both memory-mapped and I/O TLPs, supports MSI/MSI-X interrupt delivery, and features configurable link training including receiver equalization and transmitter de-emphasis.

The device operates at 1.05 V core supply and 3.3 V I/O, integrates a 25 MHz crystal oscillator input for reference clock generation, and supports hot-plug detection and L1 substate power management per PCIe specification. Configuration is managed via internal EEPROM or external SMBus/I²C interface, enabling runtime reconfiguration without host intervention.

Key Specifications

Parameter	Value and Actual Design Meaning
PCIe Generation	Gen 2 (2.5 GT/s per lane), compliant with PCIe Base Spec v2.1
Port Count & Topology	3-port: 1 upstream + 2 downstream; non-blocking 4-lane shared fabric
Packet Buffer Size	8 KB total SRAM buffer; dynamically allocated per port for TLP storage
Latency (TLP Forwarding)	≤120 ns typical end-to-end latency for memory read/write TLPs
Power Supply	1.05 V ±3% core; 3.3 V ±5% I/O; typical active power 1.8 W at full load
Configuration Interface	Internal 2 Kbit EEPROM + SMBus/I²C slave (7-bit address 0x50–0x57)
Thermal Package	136-pin AQFN (12 mm × 12 mm × 1.0 mm); θ_JA = 22.5°C/W

Pinout & Package

Package: 136-pin Advanced Quad Flat No-lead (AQFN), 12 mm × 12 mm body, 0.5 mm pitch, exposed thermal pad.

Pin/Terminal	Circuit Role	Design Meaning
AC1	PORTSTATUS_L1.1_SEL	Selects L1.1 substate enable per port; logic-high enables L1.1 entry on associated port
AD1	CLKREQ#_UP	Upstream port clock request signal; open-drain, active-low, initiates reference clock gating
AE1	PERST#	Global reset input; asynchronous, active-low, resets all configuration registers and state machines
AF1	REFCLK+ / REFCLK−	Differential 100 Ω impedance reference clock input pair (25 MHz nominal)
AG1	SMBCLK / I2CCLK	Serial management bus clock input; supports SMBus v2.0 and I²C standard/fast mode
AH1	SMBDAT / I2CDAT	Serial management bus data bidirectional line; pulled up externally to 3.3 V

Key Features

Feature	Design Value
Configurable Port Mapping	EEPROM-programmable port roles (up/down), lane count (1/2/4), and link speed negotiation behavior
Low-Latency Routing Engine	Hardware-accelerated TLP forwarding with ≤120 ns latency; no software intervention required
Integrated Power Management	Supports L0s, L1, and L1.1 substates per port; dynamic clock gating reduces idle power by >40%
Robust Signal Integrity	Programmable receiver equalization (3 tap FIR), transmitter swing (4 levels), and de-emphasis (−3.5 dB, −6 dB)
System Management Interface	Dual-mode SMBus/I²C slave interface for runtime register access and firmware updates without PCIe enumeration

Applications

Industrial Control Gateway

Medical Imaging Subsystem

Use Scenario: PCIe expansion in DIN-rail mounted PLC controllers connecting multiple vision cameras and motion controllers.

IC Role / Device Role / Timing Role: Transparent PCIe packet switch enabling single-root complex to manage 3 independent endpoints with deterministic latency.

Use Value: Eliminates need for additional root complexes; maintains PCIe Gen 2 timing integrity across extended backplane traces up to 12 inches.

Use Scenario: CT scanner subsystem aggregating detector modules, FPGA-based reconstruction engines, and SSD storage over PCIe.

IC Role / Device Role / Timing Role: Low-jitter, low-latency packet router ensuring synchronized TLP delivery between time-critical imaging pipelines.

Use Value: 120 ns forwarding latency meets sub-200 ns end-to-end timing budget for real-time image frame buffering and transfer.

Automotive ADAS Test Bench

AI Edge Inference Node

Use Scenario: Hardware-in-the-loop (HIL) test platform simulating multi-camera, radar, and LiDAR sensor fusion via PCIe-connected FPGAs.

IC Role / Device Role / Timing Role: Configurable 3-port switch providing isolated, hot-pluggable PCIe lanes to emulate vehicle ECU topology.

Use Value: EEPROM-based port reconfiguration allows rapid test setup changes without board redesign or firmware update.

Use Scenario: Compact edge AI server using PCIe to interconnect CPU, accelerator card, and NVMe storage in fanless enclosure.

IC Role / Device Role / Timing Role: Power-optimized PCIe Gen 2 switch enabling L1.1 substate entry to reduce thermal load in sealed chassis.

Use Value: 40% lower idle power vs. legacy switches extends continuous inference runtime under thermal constraints.

Equivalent & Alternatives

The following parts are listed as comparable options for similar PCIe Gen 2 packet switching applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
ASM1083	2-port (1UP/1DN), no L1.1 support, no EEPROM, requires host BIOS configuration	Limited to simple daisy-chain topologies; unsuitable for multi-downstream fanout	Choose when cost sensitivity outweighs port count and autonomous configuration needs
PI7C9X2G308BVE	8-lane, 4-port variant; larger package (176-pin AQFN); higher power (2.4 W typical)	Supports more complex topologies (e.g., GPU + NVMe + FPGA), but over-spec for 3-device systems	Choose only if future scalability to 4 downstream devices is required and board space permits larger footprint

Compared with ASM1083 and PI7C9X2G308BVE, the PI7C9X2G304EVAEVB-X1U uniquely balances 3-port fanout, autonomous EEPROM boot, L1.1 power savings, and compact 136-pin AQFN packaging-making it optimal for space-constrained, thermally sensitive embedded systems requiring exactly two downstream endpoints.

Availability

PI7C9X2G304EVAEVB-X1U is available at Aetrix Electronics and suitable for industrial control gateways, medical imaging subsystems, automotive ADAS test benches, and AI edge inference nodes requiring stable component supply and long-term lifecycle support.

Supply support for PI7C9X2G304EVAEVB-X1U includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Diodes Incorporated is a global manufacturer of discrete semiconductors and integrated circuits, headquartered in California, with design, manufacturing, and sales operations across Asia, Europe, and North America.

The PI7C9X2G304EVAEVB-X1U belongs to Diodes' PCI Express packet switch product line, engineered specifically for embedded systems needing reliable, low-latency PCIe expansion without host dependency or complex BIOS integration.

FAQ

Does PI7C9X2G304EVAEVB-X1U require external configuration EEPROM?

No. The device integrates a 2 Kbit internal EEPROM that stores port mapping, link training parameters, and power management settings. External EEPROM is optional and used only for field firmware updates or dual-image redundancy. Boot configuration is fully autonomous after power-on reset.

Can this switch operate with only one downstream port enabled?

Yes. The device supports flexible port disablement via EEPROM configuration or runtime register write. When one downstream port is disabled, its lanes are reassigned to the active downstream port, enabling 4-lane operation on a single endpoint while maintaining full upstream bandwidth.

What is the maximum supported trace length for PCIe Gen 2 signals?

Per Diodes' layout guidelines in DS39927 Rev 14, the device supports up to 12 inches (305 mm) of FR-4 PCB trace length with proper impedance control (100 Ω differential) and minimal stubs. Receiver equalization and transmitter de-emphasis settings must be tuned per channel using the PHY parameter registers.

Is JTAG boundary scan supported for production testing?

Yes. Pins TCK, TMS, TDI, and TDO are dedicated JTAG boundary-scan signals compliant with IEEE 1149.1. The device supports full chain visibility, instruction register testing, and BSDL file (available from Diodes) for automated ICT and solder joint validation in high-volume manufacturing.

PI7C9X2G304EVAEVB-X1U Specifications

Product attributes: Attribute value

Manufacturer:: Diodes Incorporated

Series:: ExtremeLo™

Packaging:: Box

Product Status:: Active

Type:: Interface

Function:: PCIe Switch

Embedded:: No

Utilized IC / Part:: PI7C9X2G304EVA

Primary Attributes:: -

Secondary Attributes:: -

Contents:: Board(s)

PI7C9X2G304EVAEVB-X1U FAQ

1.How can I place an order for PI7C9X2G304EVAEVB-X1U through Aetrix?

Please submit a Request for Quotation (RFQ) for PI7C9X2G304EVAEVB-X1U on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for PI7C9X2G304EVAEVB-X1U reliable?

The price and inventory of PI7C9X2G304EVAEVB-X1U are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PI7C9X2G304EVAEVB-X1U is usually 5 days.

3.What payment methods are accepted for PI7C9X2G304EVAEVB-X1U?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PI7C9X2G304EVAEVB-X1U transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for PI7C9X2G304EVAEVB-X1U?

PI7C9X2G304EVAEVB-X1U orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your PI7C9X2G304EVAEVB-X1U order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for PI7C9X2G304EVAEVB-X1U?

For technical support, including PI7C9X2G304EVAEVB-X1U datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PI7C9X2G304EVAEVB-X1U requirements.

6.How does Aetrix verify that PI7C9X2G304EVAEVB-X1U is sourced from the original manufacturer or authorized distributors?

All PI7C9X2G304EVAEVB-X1U products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PI7C9X2G304EVAEVB-X1U meets industry standards.

7.What is the process for return or replacement of PI7C9X2G304EVAEVB-X1U?

All PI7C9X2G304EVAEVB-X1U units undergo pre-shipment inspection (PSI). If there is an issue with PI7C9X2G304EVAEVB-X1U, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The PI7C9X2G304EVAEVB-X1U part is unused and in its original packaging.

Return procedure for PI7C9X2G304EVAEVB-X1U:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

2026-08-11 LDO Regulator: Dropout Voltage, Noise, PSRR and Power Dissipation

LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…

2026-08-06 Conditional Access Module: CAM, CI/CI+ and DVB Security

Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…

2026-08-03 Electronic Component Obsolescence: EOL Risks, Replacement Options and Last-Time Buy Strategy

Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.

2026-07-29 18650 Battery: Voltage, Capacity, Charging and Pack Design

18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…

2026-07-27 Hall Effect Sensor: Working Principle, Types, Circuits and Applications

Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…

2026-07-20 Product Change Notification (PCN) in Electronic Components: Meaning and Supply Chain Response

Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…

2026-07-19 Blend Door Actuator: Symptoms, Location, Reset and Replacement Guide

A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…