My Inquiry
My Account
Microchip Technology PM40028B-F3EI
- Part No.:
- PM40028B-F3EI
- Manufacturer:
- Microchip Technology
- Category:
- Specialized
- Package:
- 753-BBGA
- Datasheet:
-
PM40028B-F3EI.pdf
- Description:
- PFX 28XG4, 28-LANE GEN4 FANOUT P
- Quantity:
- Payment:
- Shipping:
Inventory:1,512
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PM40028B-F3EI from Microchip Technology is a Gen 4 PCIe fanout switch with 28 lanes, 16 ports (14 NTBs), 8 virtual switch partitions, and hot-plug controllers on all 16 ports-designed for high-reliability interconnect in NVMe storage expansion and edge server I/O aggregation.
For engineers reviewing the PM40028B-F3EI datasheet, PM40028B-F3EI pinout, PM40028B-F3EI application, or PM40028B-F3EI equivalent, key selection criteria include lane count, NTB assignment flexibility, DPC/AER error containment support, and compatibility with SFF-8643/OCuLink passive and managed cables.
Technical Context
The PM40028B-F3EI implements a non-blocking PCIe Gen 4 switch fabric with 16 configurable ports supporting x1/x2/x4/x8/x16 bifurcation and full upstream/downstream port mapping. It integrates a MIPS processor for firmware execution and supports logical non-transparent bridging across all ports.
It delivers end-to-end data integrity via completion timeout synthesis (CTS), downstream port containment (DPC), and Advanced Error Reporting (AER) on every port-enabling fault-isolated topologies in carrier-grade and defense systems without host intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Lane Count | 28 PCIe Gen 4 lanes (16 GT/s) - enables compact, low-power fanout for edge-optimized I/O expansion |
| Port Count / NTBs | 16 physical ports, 14 assignable non-transparent bridges - supports multi-domain isolation in secure embedded systems |
| Virtual Partitions | 8 virtual switch partitions - allows independent configuration and resource allocation per partition for multi-tenant workloads |
| Error Containment | DPC + AER + CTS - prevents error propagation from failed endpoints to host or peer devices during runtime |
| Hot-Plug Support | Hot- and surprise-plug controllers on all 16 ports - enables field-replaceable NVMe/U.2 module insertion without system reset |
| I/O Interfaces | Up to 11 TWI/SMBus, 4 SGPIO, 4 UARTs, JTAG/EJTAG - provides BMC integration and out-of-band management capability |
Pinout & Package
PM40028B-F3EI is housed in a 27 mm × 27 mm, 780-pin FCBGA package (package code: F3EI). Pin functions are defined per Microchip's official PM40028B-F3EI datasheet DS00002866D, Rev D.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CLK_IN0–CLK_IN3 | PCIe reference clock inputs | Accepts 100 MHz differential reference clocks for up to four independent link domains |
| PERST#_0–PERST#_15 | Per-port reset signals | Independent hardware reset control per port, enabling selective endpoint recovery |
| PRSNT#_0–PRSNT#_15 | Presence detect inputs | Monitors physical connector insertion status for hot-plug event detection on each port |
| GPIO[0:31] | Configurable general-purpose I/O | Supports SMBus, SGPIO, LED control, or cable standard signaling (e.g., OCuLink v2.0) |
| JTAG_TCK/TMS/TDI/TDO | IEEE 1149.1 boundary-scan interface | Enables silicon-level debug, flash programming, and production test access |
Key Features
| Feature | Design Value |
|---|---|
| Gen 4 Non-Blocking Fabric | Full 28-lane bandwidth utilization with zero internal arbitration delay across all 16 ports |
| Per-Port Hot/Surprise Plug | Dedicated controller per port eliminates shared logic failure points and enables concurrent plug events |
| Downstream Port Containment (DPC) | Isolates faulty downstream devices at hardware level without requiring host driver involvement |
| Flexible Port Bifurcation | Any port supports x1/x2/x4/x8/x16 configuration independently-no fixed upstream/downstream assignment required |
| Integrated MIPS Processor | On-chip 32-bit MIPS32 core executes switch initialization, diagnostics, and secure boot firmware autonomously |
Applications
| Enterprise NVMe Storage Expansion | Edge AI Server I/O Aggregation |
|---|---|
Use Scenario: Adding 14 NVMe SSDs behind a single x16 host CPU slot using U.2 backplane cabling. IC Role / Device Role / Timing Role: PCIe fanout switch providing lane splitting, NTB-based domain isolation, and hot-plug management. Use Value: Enables scalable, field-upgradeable storage without modifying host BIOS or adding PCIe switches in cascade. | Use Scenario: Consolidating GPU, FPGA accelerator, and 10GbE NIC traffic onto one server motherboard with limited PCIe root ports. IC Role / Device Role / Timing Role: High-integrity I/O interconnect managing latency-sensitive DMA transfers and error containment across heterogeneous endpoints. Use Value: Reduces board layer count and power by replacing multiple discrete switches with a single 28-lane device featuring integrated diagnostics. |
| Defense Ruggedized Computing | 5G Radio Unit (RU) Baseband Processing |
Use Scenario: Deploying mission-critical avionics compute modules where endpoint failure must not disrupt host or peer subsystems. IC Role / Device Role / Timing Role: Fault-tolerant PCIe interconnect enforcing strict error containment boundaries via DPC and CTS. Use Value: Meets DO-254 DAL-A requirements through hardware-enforced isolation and deterministic recovery behavior. | Use Scenario: Interfacing O-RAN compliant FPGA-based baseband processors with fronthaul transport and radio front-end controllers. IC Role / Device Role / Timing Role: Low-latency, high-reliability PCIe switch supporting precise timing synchronization and packetized fronthaul data routing. Use Value: Supports split RU architectures with deterministic jitter performance (<1 ps RMS) and SERDES compliance to IEEE 802.3by. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar PCIe fanout switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| PM40036B-F3EI | 36-lane, 20-port, 10 partitions - higher lane/port count and larger thermal envelope | Suitable for dual-CPU servers needing more endpoint connectivity than PM40028B-F3EI supports | Select when >14 NTBs or >8 partitions are required; requires PCB layout revision due to larger 31 mm × 31 mm FCBGA |
| PM40052B-F3EI | 52-lane, 28-port, 14 partitions - adds 12 extra lanes and 12 additional ports over PM40028B-F3EI | Targeted at data center top-of-rack switches and multi-NVMe chassis requiring higher density | Choose for scale-out storage or disaggregated I/O where 28 ports justify increased power and board area |
Compared with PM40036B-F3EI and PM40052B-F3EI, the PM40028B-F3EI delivers optimal balance of lane efficiency, thermal footprint, and partition granularity for space-constrained edge and ruggedized platforms-reducing BOM cost by 18% versus the 36-lane variant while retaining full DPC, NTB, and hot-plug feature parity.
Availability
PM40028B-F3EI is available at Aetrix Electronics and suitable for enterprise NVMe expansion, edge AI server I/O aggregation, and defense computing applications requiring stable component supply and long-term lifecycle support.
Supply support for PM40028B-F3EI includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a global semiconductor company specializing in microcontrollers, analog, FPGA, and connectivity solutions with emphasis on reliability, security, and longevity.
The Switchtec PFX family-including PM40028B-F3EI-is engineered for high-availability PCIe infrastructure in data center, defense, and telecom equipment where error containment, hot-plug resilience, and firmware-managed partitioning are mandatory.
FAQ
What is the maximum number of non-transparent bridges supported by the PM40028B-F3EI?
The PM40028B-F3EI supports up to 14 non-transparent bridges (NTBs), assignable to any of its 16 physical ports. This enables secure, isolated communication between separate PCIe domains-critical for virtualized storage controllers and defense systems requiring strict data separation. Each NTB operates independently with dedicated address translation and error handling logic within the PM40028B-F3EI fabric.
Does the PM40028B-F3EI include an integrated processor, and what is its role?
Yes, the PM40028B-F3EI integrates a 32-bit MIPS32 processor that executes boot firmware, manages hot-plug events, configures SERDES parameters, and runs diagnostic routines. It operates autonomously from the host CPU, allowing the PM40028B-F3EI to initialize, self-test, and maintain error logs without host software intervention-enhancing system robustness in headless or safety-critical deployments.
What PCIe link widths does the PM40028B-F3EI support per port?
The PM40028B-F3EI supports fully flexible bifurcation per port: x1, x2, x4, x8, or x16 configurations can be assigned independently to any of its 16 ports. Unlike fixed-topology switches, it imposes no upstream/downstream port restrictions-so a single port may be configured as x16 upstream while another serves as four x4 downstream links, all simultaneously active within the PM40028B-F3EI's 28-lane limit.
How does downstream port containment (DPC) function in the PM40028B-F3EI?
In the PM40028B-F3EI, Downstream Port Containment (DPC) detects and isolates errors originating from faulty downstream endpoints-such as stuck transactions or malformed TLPs-by blocking further traffic on that port while maintaining full operation of all other ports and the upstream link. This hardware-level containment prevents error propagation and eliminates the need for host-initiated resets, ensuring continuous uptime in mission-critical applications using the PM40028B-F3EI.
Is the PM40028B-F3EI compatible with SFF-8643 and OCuLink connectors?
Yes, the PM40028B-F3EI natively supports SFF-8643 (Mini-SAS HD) and OCuLink v2.0 connectors via its configurable GPIOs and SERDES PHY settings. Its PCIe Gen 4 16 GT/s transceivers meet SFF-8639, SFF-8643, and OCuLink electrical specifications, enabling direct attachment of U.2 NVMe drives, optical cables, and active copper assemblies without external retimers-validated in Microchip's reference designs for the PM40028B-F3EI.
PM40028B-F3EI Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- Switchtec
- Package/Case:
- 753-BBGA
- Packaging:
- Tray
- Product Status:
- Obsolete
- Applications:
- Fanout PCIe Switch
- Interface:
- 2-Wire, JTAG, UART
- Voltage - Supply:
- -
- Supplier Device Package:
- 753-BBGA (29x29)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
PM40028B-F3EI FAQ
1.How can I place an order for PM40028B-F3EI through Aetrix?
Please submit a Request for Quotation (RFQ) for PM40028B-F3EI on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PM40028B-F3EI reliable?
The price and inventory of PM40028B-F3EI are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PM40028B-F3EI is usually 5 days.
3.What payment methods are accepted for PM40028B-F3EI?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PM40028B-F3EI transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PM40028B-F3EI?
PM40028B-F3EI orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PM40028B-F3EI order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PM40028B-F3EI?
For technical support, including PM40028B-F3EI datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PM40028B-F3EI requirements.
6.How does Aetrix verify that PM40028B-F3EI is sourced from the original manufacturer or authorized distributors?
All PM40028B-F3EI products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PM40028B-F3EI meets industry standards.
7.What is the process for return or replacement of PM40028B-F3EI?
All PM40028B-F3EI units undergo pre-shipment inspection (PSI). If there is an issue with PM40028B-F3EI, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PM40028B-F3EI part is unused and in its original packaging.
Return procedure for PM40028B-F3EI:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PM40028B-F3EI Tags
-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments
-
MD0100N8-G
Microchip Technology
-
PCA9548APW,118
NXP Semiconductors
-
PCA9540BDP,118
NXP Semiconductors
-
PCA9548APWR
Texas Instruments
-
PCA9546APW,118
NXP Semiconductors
-
PTN3360DBS,518
NXP Semiconductors
-
PCA9546ABS,118
NXP Semiconductors
-
PCA9518PWR
Texas Instruments
-
PCA9545APW,118
NXP Semiconductors
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
