Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Special Purpose Regulators

STMicroelectronics PM6776

Name: PM6776
Brand: STMicroelectronics
SKU: PM6776
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: PM6776

Manufacturer:: STMicroelectronics

Category:: Special Purpose Regulators

Package:: -

Datasheet:: PM6776.pdf

Description:: IC CONTROLLER VR13 48VFQFPN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,254

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

PM6776 from STMicroelectronics is a VR13-compliant 6+1 dual-channel digital multiphase controller for Intel® microprocessor voltage regulation, featuring 25 MHz SVID v1.7 interface, ±0.5% V_OUT accuracy with calibration, auto-tuned digital STVCOT™ control loop, and embedded NVM for configuration storage. It delivers high-current, dynamically phase-managed power to VR13 CPU and DDR memory rails.

For engineers reviewing the PM6776 datasheet, PM6776 pinout, PM6776 application, or PM6776 equivalent, key selection criteria include VR13 SVID compliance, 6+1 phase programmability, PMBus™ configurability, AutoDPM efficiency optimization, and VFQFPN48 package compatibility with multi-source footprint requirements.

Technical Context

The PM6776 implements a dual-loop digital control architecture: one channel manages up to six phases for CPU core power, the other handles a single phase for DDR memory rail. It supports VFDE (Voltage-Frequency Dynamic Enhancement) and programmable DPM to maintain optimal efficiency across load transients without sacrificing response time.

Protection functions operate independently per channel: OV/UV detection on V_OUT, feedback disconnection monitoring, and calibrated current sensing with autocalibration for both voltage and current sense paths. All parameters-including phase count, voltage positioning, and protection thresholds-are fully configurable via PMBus™.

Key Specifications

Parameter	Value and Actual Design Meaning
VR13 Compliance	Fully compliant with Intel VR13 spec, including 25 MHz SVID v1.7 bus timing and protocol.
Phase Configuration	6+1 dual-channel operation: 6 phases for CPU core, 1 dedicated phase for DDR memory rail.
V_OUT Accuracy	±0.5% after factory calibration, enabling tight voltage margins for high-performance CPUs.
Control Loop	Digital STVCOT™ architecture with proprietary auto-tuning-no manual loop compensation required.
Package	VFQFPN48, 6 × 6 mm, 0.4 mm pitch, exposed thermal pad for high-power dissipation.
Memory	Embedded non-volatile memory (NVM) stores custom configurations, eliminating external EEPROM.
Protection	Independent OV/UV/FB-disconnect protection per channel, plus black box event logging.

Pinout & Package

VFQFPN48 (6 × 6 mm, 0.4 mm pitch) with exposed thermal pad; RoHS-compliant, lead-free finish. Pinout validated per STMicroelectronics DocID026025 Rev 3 (2017).

Pin/Terminal	Circuit Role	Design Meaning
VDDIO	I/O supply input	3.3 V supply for PMBus/SVID interface logic; decoupling required near pin.
VDDA	Analog supply input	3.3 V analog supply for ADCs, references, and sense circuitry; separate filtering needed.
SENSE+	Remote sense positive	Connects directly to CPU V_OUT rail for precision remote sensing-enables ±0.5% regulation.
SENSE−	Remote sense negative	Return path for remote sense; must be routed as differential pair with SENSE+.
SVID_CLK / PMB_CLK	Serial bus clock	25 MHz SVID/PMBus clock input; requires matched trace length and controlled impedance.
SVID_DATA / PMB_DATA	Serial bus data I/O	Bidirectional data line for SVID v1.7 and PMBus™ commands/configurations.
PHASEx_EN	Phase enable output	Drives gate drivers for up to 6 CPU phases and 1 DDR phase; open-drain, 3.3 V tolerant.
IMON	Current monitor output	Analog voltage proportional to sensed phase current; calibrated and temperature-compensated.

Key Features

Feature	Design Value
AutoDPM (Dynamic Phase Management)	Automatically enables/disables phases based on real-time load-reduces switching losses at light loads while preserving transient response.
Digital STVCOT™ Control	Zero-latency, adaptive digital control loop eliminates need for external compensation components and enables fast load-step recovery.
Autocalibration	On-chip calibration of voltage and current sense paths at power-up-removes board-level trimming and improves long-term accuracy.
Black Box Recorder	Stores up to 16 fault events with timestamps and register snapshots-enables post-fault root-cause analysis without external debug tools.
Universal Footprint	Pinout and layout compatible with alternative VR13 controllers-supports second-source procurement without PCB redesign.

Applications

Server CPU Power Regulation

DDR Memory Rail Regulation

Use Scenario: High-density 2U/4U rack servers requiring stable, high-efficiency core voltage for Intel Xeon Scalable processors under dynamic workloads.

IC Role / Device Role / Timing Role: Primary VR13 multiphase controller managing up to six synchronous buck phases for CPU V_CC rail.

Use Value: AutoDPM and STVCOT™ ensure >90% efficiency at 10–100% load and sub-10 µs transient response to 50% load steps.

Use Scenario: Dual-rank DDR4/DDR5 memory subsystems in enterprise workstations and AI inference servers.

IC Role / Device Role / Timing Role: Dedicated single-phase VR13 controller for DDR V_DDQ rail, synchronized with CPU rail sequencing.

Use Value: Independent remote sensing and calibrated IMON enable ±0.5% DDR voltage stability critical for signal integrity at >3200 MT/s.

Cloud Data Center PSU

AI Accelerator Board Power

Use Scenario: Modular power supply units in hyperscale cloud infrastructure where VR13 compliance and firmware-updatable configurations are mandatory.

IC Role / Device Role / Timing Role: Digital controller interfacing with host BMC via PMBus™ for telemetry, fault reporting, and dynamic voltage scaling.

Use Value: Embedded NVM stores multiple profiles (e.g., performance/balanced/eco), enabling runtime rail reconfiguration without host intervention.

Use Scenario: PCIe-based AI accelerators (e.g., NVIDIA A100/Gaudi2) requiring tightly coupled CPU + memory rail coordination.

IC Role / Device Role / Timing Role: Dual-channel controller synchronizing CPU core and DDR memory rail startup/shutdown sequences per VR13 specification.

Use Value: VFDE support enables coordinated voltage/frequency scaling between CPU and accelerator, reducing system-level power spikes during inference bursts.

Equivalent & Alternatives

The following parts are listed as comparable options for similar VR13 dual-channel multiphase controller applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
ISL6381 (Renesas)	6+1 phase, VR13-compliant, but uses analog-digital hybrid control-not fully digital STVCOT™; no black box recorder.	Lacks embedded NVM and autocalibration-requires external EEPROM and board-level calibration.	Preferred when legacy analog design familiarity outweighs need for full digital configurability.
TPS53689 (Texas Instruments)	6+1 phase, VR13-compliant, supports 25 MHz SVID, but uses D-CAP3™ instead of STVCOT™; no VFDE feature.	No voltage-frequency dynamic enhancement-limits efficiency optimization during burst-mode CPU activity.	Chosen for TI ecosystem integration and existing CSD/DRV driver compatibility.

Compared with ISL6381 and TPS53689, the PM6776 uniquely combines fully digital STVCOT™ control, VFDE, black box logging, and unified NVM storage-enabling higher transient fidelity, autonomous calibration, and firmware-driven power policy management in next-gen server platforms.

Availability

PM6776 is available at Aetrix Electronics and suitable for server CPU power regulation, DDR memory rail regulation, and AI accelerator board power requiring stable component supply, long-lifecycle support, and VR13 certification compliance.

Supply support for PM6776 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, designing and manufacturing microcontrollers, power management ICs, sensors, and automotive-grade components.

The PM6776 belongs to ST's VR13 digital multiphase controller product line, engineered specifically for high-efficiency, high-accuracy, firmware-configurable CPU and memory power delivery in cloud and AI infrastructure.

FAQ

What communication interfaces does the PM6776 support?

The PM6776 supports both SVID v1.7 (25 MHz) for Intel processor communication and PMBus™ v1.2 for system management controller interaction. These interfaces operate on shared pins (SVID_CLK/PMB_CLK and SVID_DATA/PMB_DATA) with automatic protocol detection, enabling simultaneous CPU voltage control and telemetry reporting without additional hardware.

Does the PM6776 require external EEPROM for configuration storage?

No. The PM6776 integrates embedded non-volatile memory (NVM) capable of storing multiple user-defined configurations-including phase count, voltage setpoints, protection thresholds, and DPM settings. This eliminates the need for external EEPROM, reduces BOM cost, and ensures configuration persistence across power cycles without boot-time loading delays.

How does AutoDPM improve efficiency in server applications?

AutoDPM dynamically enables or disables active phases based on real-time load current. At light loads (e.g., <20% CPU utilization), it powers down excess phases to reduce gate drive and switching losses, improving efficiency by up to 8% compared to fixed-phase operation-while maintaining full transient response capability through rapid phase reactivation.

Can the PM6776 support DDR5 memory power requirements?

Yes. The PM6776's DDR channel supports VR13-compliant output voltage ranges (0.6–1.5 V), ±0.5% accuracy with calibration, and programmable slew rate control-meeting DDR5 V_DDQ specifications for 4800–6400 MT/s operation. Its independent remote sensing and calibrated IMON ensure stable rail behavior under high-speed memory command/address bus switching noise.

PM6776 Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: *

Package/Case:: -

Packaging:: Tray

Product Status:: Active

Applications:: -

Voltage - Input:: -

Number of Outputs:: -

Voltage - Output:: -

Operating Temperature:: -

Grade:: -

Qualification:: -

Mounting Type:: -

Supplier Device Package:: -

PM6776 FAQ

1.How can I place an order for PM6776 through Aetrix?

Please submit a Request for Quotation (RFQ) for PM6776 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for PM6776 reliable?

The price and inventory of PM6776 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PM6776 is usually 5 days.

3.What payment methods are accepted for PM6776?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PM6776 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for PM6776?

PM6776 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your PM6776 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for PM6776?

For technical support, including PM6776 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PM6776 requirements.

6.How does Aetrix verify that PM6776 is sourced from the original manufacturer or authorized distributors?

All PM6776 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PM6776 meets industry standards.

7.What is the process for return or replacement of PM6776?

All PM6776 units undergo pre-shipment inspection (PSI). If there is an issue with PM6776, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The PM6776 part is unused and in its original packaging.

Return procedure for PM6776:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…