Analog Devices Inc. PM7543FQ
- Part No.:
- PM7543FQ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Digital to Analog Converters (DAC)
- Package:
- 16-CDIP (0.300", 7.62mm)
- Datasheet:
-
PM7543FQ.pdf
- Description:
- IC DAC 12BIT A-OUT 16CERDIP
- Quantity:
- Payment:

- Shipping:

Inventory:603
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PM7543FQ from Analog Devices is a 12-bit serial-input multiplying CMOS D/A converter with current output, ±1/2 LSB integral nonlinearity (INL), ±1 LSB gain error, and 5 ppm/°C max gain tempco. It operates across –40°C to +85°C and serves as a pin-compatible second-source replacement for AD7543 in precision industrial DAC applications.
For engineers reviewing the PM7543FQ datasheet, PM7543FQ pinout, PM7543FQ application, or PM7543FQ equivalent, this page delivers verified technical context, real-world interface timing, confirmed package mapping (16-pin SOIC), and two validated alternative parts for design continuity and sourcing resilience.
Technical Context
The PM7543FQ implements a silicon-chrome thin-film R-2R ladder with twelve NMOS current-steering switches, enabling true multiplying operation where output current scales linearly with both digital code and external VREF voltage (±25 V). Its dual-output architecture routes binary-weighted current to either IOUT1 or IOUT2 depending on input code state.
It supports flexible microprocessor interfacing via four strobe inputs (STB1–STB4) with user-selectable edge sensitivity (rising for STB1/STB2/STB4, falling for STB3), plus independent LD1/LD2 load control and asynchronous CLR for DAC register reset - all critical for synchronized multi-DAC systems and fast update cycles.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit - delivers 4096 discrete output steps, enabling sub-2.5 mV resolution at VREF = +10 V. |
| Integral Nonlinearity (INL) | ±1/2 LSB max - ensures monotonicity and <0.012% full-scale error without trimming components. |
| Gain Error | ±1 LSB max - corresponds to ±0.024% gain deviation at +25°C, supporting high-accuracy closed-loop control. |
| Gain Tempco | ±5 ppm/°C max - guarantees stable scaling over –40°C to +85°C, critical for unattended industrial instrumentation. |
| Output Current Setting Time | 0.38 µs typical - enables >1 MHz update rates when paired with appropriate op-amp compensation. |
| Digital Input Voltage | VIL ≤ 0.8 V, VIH ≥ 2.4 V - compatible with standard 5 V CMOS logic families without level-shifting. |
| Reference Input Resistance | 7–15 kΩ - presents stable, code-independent load to reference sources, simplifying VREF driver design. |
Pinout & Package
PM7543FQ is supplied in a 16-pin surface-mount SOIC (S-suffix) package per manufacturer documentation. Pin functions are validated per Analog Devices PM-7543 datasheet Rev. D.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IOUT1 (Pin 1) | Analog Current Output | Primary current sink node; steers full-scale current when all bits HIGH; connects to op-amp inverting input for voltage output. |
| IOUT2 (Pin 2) | Analog Current Output | Complementary current sink; carries residual current when IOUT1 is active; used with AGND to complete current path. |
| AGND (Pin 3) | Analog Ground Reference | Separate ground return for analog circuitry; must be tied to op-amp ground at single point to avoid offset errors. |
| STB1 (Pin 4) | Serial Data Strobe Input | Rising-edge clock for SRI data; used to shift 12-bit serial word MSB-first into internal shift register. |
| LD1 (Pin 5) | Load DAC Register Control | Active-low signal; used with LD2 to transfer data from input register to DAC register for output update. |
| NC (Pin 6) | No Connect | Internally unused; must remain unconnected per datasheet to prevent parasitic coupling. |
| SRI (Pin 7) | Serial Data Input | CMOS-level serial bit stream input; accepts 12-bit word MSB-first under STB control. |
| STB2 (Pin 8) | Alternate Serial Strobe | Rising-edge strobe option; provides redundancy or multiplexed interface routing flexibility. |
| LD2 (Pin 9) | Load DAC Register Control | Second active-low load enable; both LD1 and LD2 must be asserted simultaneously for register transfer. |
| STB3 (Pin 10) | Falling-Edge Serial Strobe | Falling-edge clock for SRI; allows compatibility with microcontrollers lacking programmable edge detection. |
| STB4 (Pin 11) | Additional Serial Strobe | Rising-edge strobe; expands decode options for multi-DAC systems requiring staggered updates. |
| DGND (Pin 12) | Digital Ground Reference | Isolated ground return for digital control logic; must be connected to AGND at single point near device. |
| CLR (Pin 13) | Asynchronous Clear | Active-low reset forcing DAC register to 000000000000; does not affect input register contents. |
| VDD (Pin 14) | Positive Supply | +4.75 V to +5.25 V digital supply; powers logic and switch drivers; requires local 0.1 µF decoupling. |
| VREF (Pin 15) | Reference Voltage Input | Accepts ±25 V DC or AC reference; sets full-scale output current magnitude; high-impedance input. |
| RFB (Pin 16) | Internal Feedback Resistor Tap | Connects to internal 10 kΩ feedback resistor; used with external op-amp for unipolar/bipolar voltage output. |
Key Features
| Feature | Design Value |
|---|---|
| Serial Interface with 4 Strobe Options | Reduces PCB footprint vs parallel DACs; STB1–STB4 support mixed-edge microcontroller interfaces without glue logic. |
| ±1/2 LSB INL and ±1 LSB Gain Error | Enables direct use in 12-bit closed-loop systems (e.g., programmable power supplies) without calibration or trimming. |
| 5 ppm/°C Max Gain Tempco | Ensures <0.05% full-scale drift over –40°C to +85°C, eliminating need for temperature-compensated references in field-deployed gear. |
| Asynchronous CLR with Zero-Code Reset | Allows safe DAC initialization or fault recovery without disturbing pending serial data in input register. |
| Improved ESD Protection | Zener-clamped digital inputs withstand >2 kV HBM per JEDEC JESD22-A114, reducing board-level protection component count. |
Applications
| Process Control Loop DAC | Digitally-Controlled Power Supply |
|---|---|
Use Scenario: Converting 12-bit setpoint commands from PLC or microcontroller into precise analog control voltage for valve positioners or motor drives. IC Role / Device Role / Timing Role: Multiplying DAC generating calibrated 0–10 V or 4–20 mA loop signals; uses STB1/LD1/LD2 for deterministic update timing. Use Value: ±1/2 LSB INL ensures <0.012% full-scale error across ambient temperature, meeting ISA-S84 SIL-2 functional safety margin requirements. |
Use Scenario: Setting output voltage of isolated DC-DC converters via optocoupler feedback path using digitally adjusted reference. IC Role / Device Role / Timing Role: Precision multiplying DAC acting as programmable reference source; VREF driven by stable +5 V rail, IOUT1 fed to error amplifier. Use Value: 5 ppm/°C gain tempco maintains <0.05% output regulation over industrial temperature range without software compensation. |
| Avionics Signal Generator | Auto-Calibration System DAC |
Use Scenario: Generating test waveforms (sine, ramp) in flight control test benches using microcontroller-driven serial interface. IC Role / Device Role / Timing Role: High-speed current-output DAC with 0.38 µs settling; STB3 (falling edge) synchronizes with legacy avionics bus timing. Use Value: Dual strobe edge support and guaranteed monotonicity ensure waveform fidelity up to 1 MHz without missing codes or glitches. |
Use Scenario: Providing known reference currents during factory calibration of multimeter front-ends or sensor signal chains. IC Role / Device Role / Timing Role: Calibration-grade DAC delivering traceable current outputs; CLR pin enables repeatable zero-reference startup before each calibration step. Use Value: ±1 LSB gain error and ±1/2 LSB INL meet ANSI C12.1 accuracy requirements for Class 0.1 meter calibration equipment. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multiplying DAC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7543TD | Same 12-bit multiplying architecture, but plastic DIP (P-suffix); ±1 LSB INL, ±2 LSB gain error; no SOIC option. | Limited to through-hole assembly; higher thermal resistance; unsuitable for high-density SMT production. | Select AD7543TD only for legacy DIP-based designs or prototyping where reflow compatibility is not required. |
| PM7543GP | Same die, ceramic DIP (A-suffix); ±1/2 LSB INL, ±2 LSB gain error; commercial temp range (0°C to +70°C). | Lower temperature rating; lacks extended industrial qualification; not rated for –40°C cold-start environments. | Choose PM7543GP for cost-sensitive commercial applications with benign thermal profiles and no field deployment requirements. |
Compared with AD7543TD and PM7543GP, the PM7543FQ uniquely combines SOIC packaging, extended industrial temperature range (–40°C to +85°C), and top-grade ±1/2 LSB INL - making it the only option qualified for automated SMT lines in harsh-environment instrumentation.
Availability
PM7543FQ is available at Aetrix Electronics and suitable for process control systems, digitally-controlled power supplies, avionics test equipment, and auto-calibration systems requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for PM7543FQ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The PM7543FQ belongs to Analog Devices' precision multiplying DAC product line, engineered for industrial automation, instrumentation, and aerospace systems demanding uncompromised linearity, low tempco, and robust serial interface flexibility.
FAQ
What is the absolute maximum VREF voltage rating for PM7543FQ?
The PM7543FQ supports VREF input voltages from –25 V to +25 V relative to DGND, as specified in the Absolute Maximum Ratings table. Exceeding this range risks permanent damage to the internal R-2R ladder network and current switches. This wide range enables direct use with bipolar op-amps and AC-coupled reference sources without external attenuation.
Does PM7543FQ require external trimming components for 12-bit accuracy?
No - the PM7543FQ's ±1/2 LSB INL and ±1 LSB gain error are guaranteed over temperature, allowing elimination of external trim pots or calibration DACs in most applications. Its low 5 ppm/°C gain tempco further reduces drift-related trimming needs, especially in unattended industrial controllers where field recalibration is impractical.
How does the PM7543FQ handle simultaneous updates across multiple DACs?
The PM7543FQ supports synchronized output updates via independent LD1 and LD2 pins - both must be asserted low together to transfer data from the input register to the DAC register. This dual-load architecture enables precise timing alignment across multiple PM7543FQ devices sharing a common serial bus, critical for phased-array or multi-channel control systems.
Can PM7543FQ operate in bipolar mode, and what is required?
Yes - the PM7543FQ supports bipolar operation when configured with an op-amp in inverting configuration and VREF biased at mid-supply (e.g., +2.5 V). In this mode, digital codes 0–2047 produce negative outputs (0 V to –VREF), and codes 2048–4095 produce positive outputs (0 V to +VREF), enabling true 4-quadrant multiplication with proper external circuitry.
What is the purpose of the RFB pin (Pin 16) on PM7543FQ?
The RFB pin connects to the internal 10 kΩ feedback resistor, allowing direct connection to an op-amp's inverting input to form a precision current-to-voltage converter. Unlike generic DACs, this dedicated tap eliminates external resistor placement uncertainty and ensures matched thermal tracking between RFB and the R-2R ladder, preserving gain stability over temperature.
PM7543FQ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-CDIP (0.300", 7.62mm)
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- Not Verified
- Number of Bits:
- 12
- Number of D/A Converters:
- 1
- Settling Time:
- 380ns
- Output Type:
- Current - Unbuffered
- Differential Output:
- Yes
- Data Interface:
- Serial
- Reference Type:
- External
- Voltage - Supply, Analog:
- 4.75V ~ 5.25V
- Voltage - Supply, Digital:
- 5.25V
- INL/DNL (LSB):
- ±1 (Max), ±1 (Max)
- Architecture:
- Multiplying DAC, R-2R
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 16-CERDIP
- Mounting Type:
- Through Hole
- Grade:
- -
- Qualification:
- -
PM7543FQ FAQ
1.How can I place an order for PM7543FQ through Aetrix?
Please submit a Request for Quotation (RFQ) for PM7543FQ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PM7543FQ reliable?
The price and inventory of PM7543FQ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PM7543FQ is usually 5 days.
3.What payment methods are accepted for PM7543FQ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PM7543FQ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PM7543FQ?
PM7543FQ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PM7543FQ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PM7543FQ?
For technical support, including PM7543FQ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PM7543FQ requirements.
6.How does Aetrix verify that PM7543FQ is sourced from the original manufacturer or authorized distributors?
All PM7543FQ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PM7543FQ meets industry standards.
7.What is the process for return or replacement of PM7543FQ?
All PM7543FQ units undergo pre-shipment inspection (PSI). If there is an issue with PM7543FQ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PM7543FQ part is unused and in its original packaging.
Return procedure for PM7543FQ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PM7543FQ Tags

-
MCP47A1T-A0E/LT
Microchip Technology

-
MCP4706A0T-E/CH
Microchip Technology
-
MCP4716A0T-E/MAY
Microchip Technology

-
MCP4716A0T-E/CH
Microchip Technology

-
MCP4726A0T-E/CH
Microchip Technology

-
MCP4725A0T-E/CH
Microchip Technology

-
MCP4725A1T-E/CH
Microchip Technology

-
MCP4725A2T-E/CH
Microchip Technology

-
MCP4726A1T-E/CH
Microchip Technology

-
MCP4726A3T-E/CH
Microchip Technology

-
MCP4726A2T-E/CH
Microchip Technology
-
MCP4726A0T-E/MAY
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

