My Inquiry
My Account
STMicroelectronics PM8903ATR
- Part No.:
- PM8903ATR
- Manufacturer:
- STMicroelectronics
- Package:
- 16-VFQFN Exposed Pad
- Datasheet:
-
PM8903ATR.pdf
- Description:
- IC REG BUCK ADJ 3A 16VFQFPN
- Quantity:
- Payment:
- Shipping:
Inventory:2,451
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PM8903ATR from STMicroelectronics is a monolithic synchronous step-down DC-DC switching regulator delivering up to 3 A continuous output current, operating from 2.8 V to 6 V input voltage (VIN), with adjustable output down to 0.6 V, ±1% output voltage accuracy, and 1.1 MHz fixed switching frequency. It integrates dual 35 mΩ nMOS power switches and supports interleaved synchronization for multi-phase designs in CPU/FPGA subsystem power supplies.
For engineers reviewing the PM8903ATR datasheet, PM8903ATR pinout, PM8903ATR application, or PM8903ATR equivalent, key selection criteria include its thermally compensated lossless current sense, PSKIP mode for light-load efficiency optimization, embedded bootstrap diode, PGOOD output, and VFQFPN16 3 × 3 mm package compatibility with high-density PCB layouts.
Technical Context
The PM8903ATR implements voltage-mode control with an external compensation network (COMP/FB), enabling stable operation across diverse output filter configurations including all-MLCC designs. Its error amplifier delivers 120 dB DC gain and 14 MHz GBWP for fast transient response under dynamic load conditions.
It features dual-threshold overcurrent protection (IOC1 = 4.6 A typ., IOC2 = 5.2 A typ.), thermally compensated current sensing across HS/LS MOSFETs, and precise OVP/UVP thresholds referenced to the 0.6 V internal bandgap (OVP = 0.72 V, UVP = 0.48 V). Synchronization via SYNCH pin enables 180° out-of-phase interleaving with up to one additional PM8903A to reduce input RMS current and filter size.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 3 A continuous - supports high-current digital loads like FPGA core rails without external current sharing. |
| Input Voltage Range | 2.8 V to 6 V - compatible with single-cell Li-ion, USB PD, and intermediate bus architectures. |
| Output Voltage Accuracy | ±1% over line/load/temperature - ensures tight regulation for sensitive logic supply domains. |
| Switching Frequency | 1.1 MHz typical - enables compact magnetics and low-profile inductor selection (e.g., 0.47–1.0 µH). |
| HS/LS RDS(on) | 35 mΩ each - minimizes conduction losses and thermal rise at full load in VFQFPN16 package. |
| Quiescent Current (Shutdown) | <15 µA total (VCC + VIN) - critical for battery-backed or always-on subsystems requiring ultra-low standby drain. |
| Protection Features | OVP/UVP/OC/OTP with latched fault recovery - eliminates need for external supervisors in safety-critical power rails. |
Pinout & Package
PM8903ATR is housed in a thermally enhanced VFQFPN16 (3 × 3 mm) package with exposed thermal pad connected to PGND. The 16-pin layout supports high-current routing: dual VIN (pins 13–14), dual PGND (pins 15–16), triple PHASE (pins 5–7), and dedicated BOOT (pin 4) for high-side gate drive.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| EN (Pin 1) | Enable control input | Internally pulled up to VCC; logic-high ≥1.5 V enables converter; pulling low disables with <15 µA quiescent draw. |
| SYNCH (Pin 2) | Synchronization I/O | Configures master/slave mode; outputs sync signal when master, accepts sync when slave; enables 180° interleaving. |
| PGOOD (Pin 3) | Open-drain status output | Pulled low if VOUT deviates beyond ±5% window (0.45–0.75 V on FB); requires external pull-up for system monitoring. |
| BOOT (Pin 4) | Bootstrap supply node | Connects via 0.1 µF ceramic capacitor to PHASE; powers high-side driver; internal active diode eliminates external component. |
| PHASE (Pins 5–7) | Power switch node | Common connection point of HS source and LS drain; directly interfaces with output inductor; handles full switching current. |
| PSKIP/MS (Pin 8) | Mode configuration | Resistor-to-GND sets PSKIP enable/disable and master/slave status; also programs switching frequency (0.8/1.0/1.1 MHz). |
| COMP (Pin 9) | Error amplifier output | Drives external RC//C compensation network connected to FB; determines loop stability and transient response. |
| FB (Pin 10) | Feedback input | Inverting input of error amp; senses output via resistor divider; 100 nA internal bias prevents floating-fault runaway. |
| GND (Pin 11) | Analog ground reference | Reference for internal references and error amplifier; must connect to clean signal ground plane, separate from PGND. |
| VCC (Pin 12) | Logic supply input | 2.9–5.5 V bias for control circuitry; requires ≥1 µF MLCC bypass to GND near pin. |
| VIN (Pins 13–14) | Main power input | 2.8–6 V input to HS drain; bypassed with ≥10 µF MLCC to PGND pins for EMI suppression and ripple handling. |
| PGND (Pins 15–16) | Power ground return | Source connection of LS MOSFET; must tie to low-impedance PGND plane; thermal pad soldered to same plane for heat dissipation. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated 35 mΩ HS/LS MOSFETs | Eliminates external power switches and reduces BOM count while maintaining >90% efficiency at 2 A (VIN=3.3 V, VOUT=1.2 V). |
| Thermally compensated current sense | Enables accurate overcurrent detection across –25°C to +125°C junction range without external sensing resistors or calibration. |
| Embedded bootstrap diode | Removes need for external bootstrap diode, reducing solution footprint and improving reliability in space-constrained applications. |
| Interleaving synchronization (2-IC max) | Reduces input capacitor RMS current by ~30% and suppresses beat-frequency noise when two PM8903ATRs operate 180° out-of-phase. |
| Low-side-less startup | Prevents negative output undershoot during startup into pre-biased rails-critical for hot-swap and multi-rail sequencing systems. |
Applications
| Application 1 | Application 2 |
|---|---|
|
Use Scenario: Core power supply for Xilinx Artix-7 FPGA in industrial PLC controller. IC Role / Device Role / Timing Role: Primary 1.2 V/3 A buck regulator delivering configurable logic rail with tight transient response. Use Value: ±1% output accuracy and 14 MHz GBWP error amp ensure stable operation during rapid I/O toggle events without output droop. |
Use Scenario: Subsystem power for ARM Cortex-A53-based edge AI inference module. IC Role / Device Role / Timing Role: High-efficiency 0.85 V/2.5 A processor core supply with PSKIP mode enabled for burst-mode workloads. Use Value: Pulse-skipping extends battery runtime by maintaining >85% efficiency at 10 mA load while preserving 1.1 MHz switching for small magnetics. |
| Application 3 | Application 4 |
|
Use Scenario: Dual-phase 1.8 V/6 A supply for TI C66x DSP in radar signal processing board. IC Role / Device Role / Timing Role: Master-slave synchronized pair delivering interleaved output with reduced input ripple. Use Value: 180° phase shift cuts input capacitor RMS current by 41%, allowing smaller 22 µF X7R MLCC instead of 47 µF tantalum. |
Use Scenario: Always-on 3.3 V auxiliary rail in automotive infotainment head unit. IC Role / Device Role / Timing Role: Secondary buck converter powered from 5 V USB-C port, featuring shutdown current <15 µA. Use Value: Ultra-low quiescent draw meets ISO 16750-2 cold-cranking requirements while supporting wake-on-LIN functionality. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous step-down regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS543320RTWR | 4 A rated, 2.95–16 V input, integrated FETs, but no PSKIP mode; uses D-CAP3 control (no COMP/FB compensation). | Requires different loop compensation design; lacks PGOOD threshold programmability and low-side-less startup. | Preferred for higher VIN systems (>6 V) where adaptive on-time control simplifies layout, but not drop-in for PM8903ATR's 2.8–6 V domain. |
| MP2332HGRT-P | 3 A, 4.5–21 V input, 500 kHz fixed frequency, 120 mΩ HS/LS RDS(on), no synchronization or interleaving support. | No SYNCH/PSKIP/MS pin; lower efficiency at light load due to absence of pulse-skipping; no dual OCP thresholds. | Suitable for cost-sensitive non-interleaved designs with wider VIN range, but cannot replace PM8903ATR in compact, high-efficiency, multi-phase subsystems. |
Compared with TPS543320RTWR and MP2332HGRT-P, the PM8903ATR uniquely combines 3 A capability in a 3 × 3 mm VFQFPN with PSKIP, interleaving, thermally compensated current sense, and low-side-less startup-making it optimal for space-constrained, high-reliability digital power rails below 6 V.
Availability
PM8903ATR is available at Aetrix Electronics and suitable for FPGA core supplies, CPU subsystem rails, and distributed DC-DC converters requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for PM8903ATR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, specializing in power management, microcontrollers, and analog ICs for industrial, automotive, and consumer markets.
The PM8903ATR belongs to ST's high-efficiency monolithic DC-DC regulator product line, engineered specifically for compact, high-current digital power delivery in portable and embedded systems with stringent thermal and sequencing requirements.
FAQ
What is the minimum output voltage achievable with the PM8903ATR?
The PM8903ATR supports adjustable output voltages down to 0.6 V, set by the internal 0.6 V reference and external FB resistor divider. This allows direct regulation of modern low-voltage logic rails such as 0.6 V, 0.8 V, 0.85 V, and 1.0 V without external reference components. The ±1% accuracy is maintained across temperature and load variations.
Does the PM8903ATR require an external bootstrap diode?
No. The PM8903ATR integrates an active bootstrap diode, eliminating the need for an external discrete diode. The BOOT pin connects only to a 0.1 µF ceramic capacitor tied to the PHASE node. Adding an external diode may interfere with internal charge-pump operation and is explicitly discouraged in the datasheet.
How does the PSKIP/MS pin configure switching frequency?
The PSKIP/MS pin selects switching frequency via resistor value: floating or 0 Ω → 1.1 MHz; 24 kΩ → 1.0 MHz; 180 kΩ → 0.8 MHz. The same resistor also defines master/slave status and enables/disables pulse-skipping mode-no additional configuration pins are required.
Can the PM8903ATR safely start into a pre-biased output?
Yes. Its low-side-less startup feature disables the low-side MOSFET until the first PWM pulse occurs, preventing reverse current flow and negative voltage spikes when powering into a pre-charged output capacitor. This behavior is hardware-enforced and requires no external circuitry or sequencing control.
PM8903ATR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 16-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.8V
- Voltage - Input (Max):
- 6V
- Voltage - Output (Min/Fixed):
- 0.6V
- Voltage - Output (Max):
- 6V
- Current - Output:
- 3A
- Frequency - Switching:
- 1.1MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -25°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-VFQFPN (3x3)
PM8903ATR FAQ
1.How can I place an order for PM8903ATR through Aetrix?
Please submit a Request for Quotation (RFQ) for PM8903ATR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PM8903ATR reliable?
The price and inventory of PM8903ATR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PM8903ATR is usually 5 days.
3.What payment methods are accepted for PM8903ATR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PM8903ATR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PM8903ATR?
PM8903ATR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PM8903ATR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PM8903ATR?
For technical support, including PM8903ATR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PM8903ATR requirements.
6.How does Aetrix verify that PM8903ATR is sourced from the original manufacturer or authorized distributors?
All PM8903ATR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PM8903ATR meets industry standards.
7.What is the process for return or replacement of PM8903ATR?
All PM8903ATR units undergo pre-shipment inspection (PSI). If there is an issue with PM8903ATR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PM8903ATR part is unused and in its original packaging.
Return procedure for PM8903ATR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PM8903ATR Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
