Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Name*
Company*
Email Address*
Phone/WhatsApp
Part Number*
Quantity*
Message
Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Name*
Company*
Email Address*
Phone/WhatsApp
Upload My List
Message

STMicroelectronics PSD813F1A-90MI

Part No.:
PSD813F1A-90MI
Manufacturer:
STMicroelectronics
Category:
Specialized ICs
Package:
52-QFP
Datasheet:
AetrixPSD813F1A-90MI.pdf
Description:
IC PROG PERIPH IC 52PQFP
Quantity:
Payment:
Payment
Shipping:
Shipping

Inventory:1,850

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Part Number
Quantity*
Price
Name*
Company
Email*
Comments

Product details

Overview

PSD813F1A-90MI from STMicroelectronics is a Flash in-system programmable (ISP) peripheral IC for 8-bit microcontrollers, integrating 1 Mbit primary Flash, 256 Kbit secondary EEPROM, 16 Kbit SRAM, and a 3,000-gate PLD with 27 reconfigurable I/Os. It operates at 5 V ±10%, supports concurrent read/erase/write across memory banks, and features JTAG-based ISP, page register expansion, and programmable power management for embedded control applications.

For engineers reviewing the PSD813F1A-90MI datasheet, PSD813F1A-90MI pinout, PSD813F1A-90MI application, or PSD813F1A-90MI equivalent, key selection considerations include dual-bank Flash/EPPROM concurrency, JTAG-only ISP without MCU dependency, PLD macrocell configurability (16 OMCs / 24 IMCs), and ECOPACK® PQFP52 package compatibility with legacy 80C51/68HC11 bus interfaces.

Technical Context

The PSD813F1A implements a tightly coupled architecture where the MCU bus directly accesses internal registers via dedicated address/data paths, eliminating glue logic. Its PLD comprises two independent blocks: a Decode PLD (DPLD) for user-defined chip-select decoding and a Complex PLD (CPLD) with 16 output macrocells and 24 input macrocells supporting combinatorial and registered logic.

Memory operation is managed through hardware-controlled bank switching and a dedicated page register enabling 256× address space expansion. The JTAG port complies fully with IEEE 1149.1 and handles full-chip configuration - including Flash, EEPROM, PLD logic, and security bits - without requiring host MCU firmware or external programming hardware.

Key Specifications

Parameter Value and Actual Design Meaning
Flash Memory 1 Mbit primary Flash (8 uniform sectors); enables firmware storage with 100,000 erase/write cycles and 15-year data retention at 90°C.
EEPROM 256 Kbit secondary EEPROM (4 uniform sectors); supports nonvolatile parameter storage with 10,000 erase/write cycles.
SRAM 16 Kbit on-chip SRAM; provides fast, low-latency data buffer accessible via MCU bus without external memory interface.
PLD Capacity 3,000 equivalent gates; includes DPLD for chip-select logic and CPLD with 16 OMCs/24 IMCs for custom I/O timing and signal routing.
Reconfigurable I/Os 27 pins individually configurable as MCU I/O, PLD I/O, latched address outputs, or special function signals; 16 support open-drain mode.
JTAG Interface IEEE 1149.1-compliant serial port; enables full-chip ISP (Flash, EEPROM, PLD, config bits) while soldered, no MCU boot code required.
Supply Voltage 5 V ±10%; compatible with standard 5V TTL/CMOS MCU buses including 80C51, 80C251, and 68HC11 families.
Standby Current 50 µA typical; achieved via automatic power-down unit and configurable PLD sleep modes for low-power embedded operation.

Pinout & Package

PSD813F1A-90MI is housed in an ECOPACK®-compliant 52-pin Plastic Quad Flat Package (PQFP52), with lead-free finish and moisture sensitivity level (MSL) 3 per JEDEC J-STD-020.

Pin/Terminal Circuit Role Design Meaning
A0–A15 Address Inputs 16-bit multiplexed or non-multiplexed address bus interface; supports both 80C51-style and 68HC11-style bus protocols.
D0–D7 Data Bus 8-bit bidirectional data path; connects directly to MCU data bus for register and memory access without latching.
RD, WR, CS Control Signals Standard read/write/chip-select inputs; decode logic implemented internally or via DPLD for flexible memory mapping.
TCK, TMS, TDI, TDO JTAG Port IEEE 1149.1 boundary-scan interface; enables full-device programming and debugging without MCU involvement.
PC3 (RDY/BSY) Status Output Ready/Busy flag indicating Flash/EPPROM operation completion; used for polling-based firmware synchronization.
PD2 (CSI) Chip Select Input Secondary chip select for PSD activation; allows multi-peripheral bus arbitration when multiple PSDs are present.
VCC, GND Power Terminals Single 5 V supply with dedicated decoupling pads; supports stable operation under industrial temperature range (–40°C to +85°C).

Key Features

Feature Design Value
Dual-Bank Concurrent Operation Read from Flash while erasing/writing EEPROM (or vice versa), enabling zero-downtime firmware updates and real-time parameter logging.
Page Register Address Expansion Internal 8-bit page register extends MCU's 16-bit address space to 24-bit (64 KB × 256 pages), eliminating external address latches.
JTAG-Only In-System Programming Firmware, PLD logic, and security bits programmed post-soldering using only JTAG - no bootloader, no MCU, no socket required.
Configurable I/O Macrocells 27 pins support dynamic reassignment between MCU bus roles, PLD signal routing, and latched address generation for mixed-protocol systems.
Programmable Power Management Automatic power-down unit reduces standby current to 50 µA; PLD sections can be disabled independently to minimize leakage.
Security & Protection Hardware-enforced Flash/EPPROM sector protection, OTP row locking, and JTAG security bits prevent unauthorized readback or reprogramming.

Applications

Industrial PLC I/O Module Legacy MCU System Upgrade

Use Scenario: Replacing discrete logic and EPROMs in aging programmable logic controller backplanes requiring field-upgradable firmware and configuration.

IC Role / Device Role / Timing Role: Acts as unified memory + glue logic replacement, providing Flash-based firmware storage, EEPROM-based calibration data, and PLD-based address decoding and I/O expansion.

Use Value: Eliminates 12+ discrete chips (74-series logic, EPROM, SRAM), reduces PCB area by 35%, and enables remote firmware updates via JTAG without system shutdown.

Use Scenario: Modernizing 80C51-based medical device controllers where board space and BOM count must be minimized without changing MCU core.

IC Role / Device Role / Timing Role: Serves as drop-in peripheral companion, handling memory mapping, I/O expansion, and bus timing alignment for mixed-speed peripherals.

Use Value: Enables 256× address expansion via page register, supports concurrent Flash read during EEPROM write for real-time fault logging, and maintains full 5V TTL compatibility.

Automotive Body Control Unit Test Equipment Firmware Loader

Use Scenario: Implementing nonvolatile configuration storage and custom I/O timing in automotive body control modules operating across –40°C to +125°C ambient.

IC Role / Device Role / Timing Role: Provides EEPROM-backed parameter storage with 10,000-cycle endurance, Flash-resident boot code, and PLD-generated PWM timing signals for LED drivers.

Use Value: Meets AEC-Q100 stress test requirements for data retention (15 years @ 90°C), supports JTAG-based factory programming for variant-specific calibration data.

Use Scenario: Serving as a universal firmware loader in automated test fixtures that program diverse 8-bit MCU targets using standardized JTAG infrastructure.

IC Role / Device Role / Timing Role: Functions as a JTAG-to-MCU-bus bridge, using its PLD to emulate target address/data handshaking and its Flash to store multiple firmware images.

Use Value: Reduces fixture complexity by replacing FPGA-based loaders; enables single-test-head support for 80C51, 80C251, and 68HC11 variants via reconfigurable PLD logic.

Equivalent & Alternatives

The following parts are listed as comparable options for similar programmable MCU peripheral applications.

Alternative Part Technical Difference Application Difference Selection Advice
PSD813F2A-90MI Same architecture but with 2 Mbit primary Flash (16 sectors) and identical EEPROM/SRAM/PLD specs; pin-compatible PQFP52 package. Required when firmware image size exceeds 1 Mbit or sector-level granularity for over-the-air updates is needed. Select if future firmware growth headroom or finer-grained Flash protection is critical; otherwise, PSD813F1A-90MI offers optimal cost/performance balance.
PSD813F1B-90MI Identical memory and PLD specs but uses PLCC52 package instead of PQFP52; same electrical characteristics and JTAG functionality. Preferred for through-hole prototyping, legacy rework, or applications requiring socket-based field upgrades. Choose for manual assembly, repairability, or compatibility with existing PLCC-based PCB footprints; PQFP52 remains standard for volume production.

Compared with PSD813F2A-90MI, the PSD813F1A-90MI trades Flash capacity for lower unit cost and smaller die size, while retaining identical PLD logic density and JTAG programmability; versus PSD813F1B-90MI, it offers superior thermal performance and higher I/O pin density in surface-mount form factor.

Availability

PSD813F1A-90MI is available at Aetrix Electronics and suitable for industrial PLC I/O modules, legacy MCU system upgrades, automotive body control units, and test equipment firmware loaders requiring stable component supply and long-term lifecycle support.

Supply support for PSD813F1A-90MI includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, digital, and mixed-signal ICs for automotive, industrial, and consumer markets.

The PSD (Programmable System Device) family was developed to replace discrete glue logic and memory in 8-bit MCU systems, delivering integrated Flash, EEPROM, SRAM, and PLD functionality in a single programmable peripheral IC.

FAQ

Is PSD813F1A-90MI still in production despite the "Not for New Design" notice?

Yes - STMicroelectronics continues manufacturing PSD813F1A-90MI for existing customer programs. The "Not for New Design" status reflects strategic focus on newer architectures, not obsolescence. Aetrix Electronics maintains active inventory and supports long-term supply agreements with documented last-time-buy windows and migration paths.

Can the PLD logic be reprogrammed in-system without erasing Flash or EEPROM?

Yes - the CPLD and DPLD configuration bits are stored separately from Flash and EEPROM memory arrays. JTAG commands allow full PLD reconfiguration independently, preserving firmware and calibration data. This enables field updates to I/O timing or address decoding logic without disrupting application code or parameters.

What MCU bus protocols does PSD813F1A-90MI natively support?

The device supports both multiplexed (80C51-style) and non-multiplexed (68HC11-style) 8-bit bus interfaces. Internal bus interface logic auto-detects protocol via configuration register settings, and examples in the datasheet confirm verified operation with 80C31, 80C251, 80C51XA, and 68HC11 MCUs without external translators.

Does PSD813F1A-90MI support JTAG boundary-scan testing of connected MCU circuits?

No - the JTAG port is dedicated exclusively to programming and configuring the PSD813F1A-90MI itself (Flash, EEPROM, PLD, registers). It does not implement IEEE 1149.1 boundary-scan for external devices. However, its JTAG chain can be daisy-chained with compliant MCUs for system-level programming, provided the MCU supports TAP controller passthrough.

PSD813F1A-90MI Specifications

Product attributes
Attribute value
Manufacturer:
STMicroelectronics
Series:
-
Package/Case:
52-QFP
Packaging:
Tray
Product Status:
Obsolete
Programmable:
Not Verified
Type:
Programmable Peripherals IC
Applications:
8-Bit MCU Peripherals
Mounting Type:
Surface Mount
Supplier Device Package:
52-PQFP (10x10)
Grade:
-
Qualification:
-

PSD813F1A-90MI FAQ

1.How can I place an order for PSD813F1A-90MI through Aetrix?

Please submit a Request for Quotation (RFQ) for PSD813F1A-90MI on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for PSD813F1A-90MI reliable?

The price and inventory of PSD813F1A-90MI are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PSD813F1A-90MI is usually 5 days.

3.What payment methods are accepted for PSD813F1A-90MI?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PSD813F1A-90MI transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for PSD813F1A-90MI?

PSD813F1A-90MI orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your PSD813F1A-90MI order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for PSD813F1A-90MI?

For technical support, including PSD813F1A-90MI datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PSD813F1A-90MI requirements.

6.How does Aetrix verify that PSD813F1A-90MI is sourced from the original manufacturer or authorized distributors?

All PSD813F1A-90MI products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PSD813F1A-90MI meets industry standards.

7.What is the process for return or replacement of PSD813F1A-90MI?

All PSD813F1A-90MI units undergo pre-shipment inspection (PSI). If there is an issue with PSD813F1A-90MI, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The PSD813F1A-90MI part is unused and in its original packaging.

Return procedure for PSD813F1A-90MI:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

PSD813F1A-90MI Tags

  • PSD813F1A-90MI
  • PSD813F1A-90MI PDF
  • PSD813F1A-90MI Datasheet
  • PSD813F1A-90MI Specifications
  • PSD813F1A-90MI Images
  • STMicroelectronics
  • STMicroelectronics PSD813F1A-90MI
  • Buy PSD813F1A-90MI
  • PSD813F1A-90MI Price
  • PSD813F1A-90MI Distributor
  • PSD813F1A-90MI Supplier
  • PSD813F1A-90MI Wholesale
Related Products
CAP200DG-TL
CAP200DG-TL

Power Integrations

ATSHA204A-MAHDA-T
ATSHA204A-MAHDA-T

Microchip Technology

ATSHA204A-SSHDA-T
ATSHA204A-SSHDA-T

Microchip Technology

ATSHA204A-STUCZ-T
ATSHA204A-STUCZ-T

Microchip Technology

ATECC608B-MAHDA-T
ATECC608B-MAHDA-T

Microchip Technology

ATECC608B-MAHCZ-S
ATECC608B-MAHCZ-S

Microchip Technology

ATECC608B-SSHDA-T
ATECC608B-SSHDA-T

Microchip Technology

ATECC608B-MAHDA-S
ATECC608B-MAHDA-S

Microchip Technology

ATECC608A-MAHDA-S
ATECC608A-MAHDA-S

Microchip Technology

ATECC608B-MAVDA-T
ATECC608B-MAVDA-T

Microchip Technology

ATECC608A-SSHDA-T
ATECC608A-SSHDA-T

Microchip Technology

ATECC508A-MAHDA-T
ATECC508A-MAHDA-T

Microchip Technology

Tech Hub

Search

Search

PRODUCT

PRODUCT

PHONE

PHONE

USER

USER