Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Name*
Company*
Email Address*
Phone/WhatsApp
Part Number*
Quantity*
Message
Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Name*
Company*
Email Address*
Phone/WhatsApp
Upload My List
Message

STMicroelectronics PSD813F2A-70M

Part No.:
PSD813F2A-70M
Manufacturer:
STMicroelectronics
Category:
Specialized ICs
Package:
52-QFP
Datasheet:
AetrixPSD813F2A-70M.pdf
Description:
IC PROG PERIPH IC 52PQFP
Quantity:
Payment:
Payment
Shipping:
Shipping

Inventory:2,095

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Part Number
Quantity*
Price
Name*
Company
Email*
Comments

Product details

Overview

PSD813F2A-70M from STMicroelectronics is a Flash in-system programmable (ISP) peripheral IC for 8-bit microcontrollers, integrating dual-bank Flash (1 Mbit primary + 256 Kbit secondary), 256 Kbit SRAM, 27 reconfigurable I/O ports, and a 3000-gate PLD with CPLD/DPLD architecture. It supports concurrent read/erase/write operations and operates at 5 V with 70 ns access time, deployed in legacy industrial control systems interfacing with 80C51XA and 68HC11 MCUs.

For engineers reviewing the PSD813F2A-70M datasheet, PSD813F2A-70M pinout, PSD813F2A-70M application, or PSD813F2A-70M equivalent, key selection criteria include ISP JTAG support, dual-bank Flash concurrency, PLD-based chip select decoding, and compatibility with multiplexed/non-multiplexed 8-bit MCU buses.

Technical Context

The PSD813F2A-70M implements a unified memory expansion architecture for 8-bit MCUs, combining primary Flash (8 × 32K x8 sectors), secondary Flash (4 × 64K x8 sectors), and SRAM in a single die. Its page register extends MCU address space by 256×, enabling seamless access beyond 64 KB limits.

Its PLD subsystem includes two distinct logic blocks: a 16-output macrocell CPLD for glue logic and timing-critical functions, and a user-configurable DPLD for internal chip select decoding - both operating under a shared 3000-gate capacity and supporting Turbo Bit acceleration for critical paths.

Key Specifications

Parameter Value and Actual Design Meaning
Primary Flash 1 Mbit (8 uniform 32K x8 sectors); enables firmware storage with sector-level erase granularity.
Secondary Flash 256 Kbit (4 uniform 64K x8 sectors); used for configuration data or boot code independent of main Flash.
SRAM 256 Kbit; provides fast, non-volatile-accessible data buffer for MCU runtime variables.
Access Time 70 ns; guarantees timing compliance with 80C51XA and 68HC11 bus cycles at 5 V.
I/O Ports 27 reconfigurable pins; support MCU I/O, PLD I/O, latched address output, and open-drain mode (16 pins).
PLD Capacity ~3000 gates; split between CPLD (16 OMCs, 24 IMCs) and DPLD for custom decode logic.
JTAG Interface IEEE 1149.1-compliant serial port; enables full-chip in-system programming without socket removal.

Pinout & Package

PSD813F2A-70M is packaged in PQFP52 (ECOPACK® compliant), with 52 leads arranged in a 10 mm × 10 mm body. Pin assignments follow STMicroelectronics' standardized layout for PSD8XXFX family, supporting multiplexed and non-multiplexed 8-bit bus interfaces.

Pin/Terminal Circuit Role Design Meaning
A0–A15 Address Inputs Accept 16-bit MCU address bus; decoded internally to select Flash/SRAM banks and PLD registers.
D0–D7 Data Bus 8-bit bidirectional interface for read/write transfers to Flash, SRAM, and PLD configuration registers.
RD, WR, CS Control Signals Standard 8-bit bus strobes; RD/WR define direction, CS enables device during active memory cycle.
TCK, TMS, TDI, TDO JTAG Port IEEE 1149.1 boundary-scan signals; enable ISP programming and debug visibility without MCU involvement.
CSI (PD2) Chip Select Input Active-low signal that gates all internal memory and PLD accesses; tied to MCU chip select logic.
PC3 (Ready/Busy) Status Output Indicates Flash programming/erase progress; holds bus during internal operations to prevent corruption.

Key Features

Feature Design Value
Dual-bank Flash concurrency Read from one bank while erasing/writing the other - eliminates MCU stall during firmware updates.
Page register expansion 256× address space extension - allows 8-bit MCUs to access >16 MB total memory via bank switching.
Reconfigurable I/O architecture 27 pins individually assignable as MCU I/O, PLD I/O, or latched address outputs - reduces external logic count.
PLD-based chip select decoding DPLD block replaces discrete logic for generating peripheral CS signals - improves board density and reliability.
Programmable power management Automatic Power-down (APD) unit with configurable timeout - cuts standby current to <100 µA in idle states.

Applications

Industrial PLC I/O Expansion Legacy MCU-Based HMI Controller

Use Scenario: Adding isolated digital I/O and local firmware storage to an 80C51XA-based programmable logic controller.

IC Role / Device Role / Timing Role: Acts as memory-mapped peripheral providing Flash-resident ladder logic, SRAM for tag storage, and PLD-generated I/O enable signals.

Use Value: Eliminates need for external EPROM, latch, and decoder ICs - reduces BOM cost and PCB area by 30%.

Use Scenario: Upgrading a 68HC11-based human-machine interface with field-upgradable display firmware and configuration data.

IC Role / Device Role / Timing Role: Serves as unified memory hub: primary Flash stores UI code, secondary Flash holds calibration tables, SRAM buffers touch input events.

Use Value: Enables over-the-air firmware patching via JTAG without hardware redesign or MCU replacement.

Automotive Body Control Module Medical Device Bootloader Subsystem

Use Scenario: Implementing secure, tamper-resistant boot code storage and CAN message filtering logic in a 1990s-era automotive ECU.

IC Role / Device Role / Timing Role: Provides protected Flash sectors for bootloader, CPLD-based CAN ID decode logic, and SRAM for runtime message queue.

Use Value: Meets ISO 11898-1 timing requirements for CAN arbitration while isolating boot code from application updates.

Use Scenario: Hosting certified bootloader firmware and cryptographic keys in a Class II medical infusion pump using 80C251 MCU.

IC Role / Device Role / Timing Role: Stores signed firmware images in protected Flash sectors; uses PLD to gate access to secure key registers during boot.

Use Value: Achieves IEC 62304 SW safety classification by enforcing hardware-enforced memory protection boundaries.

Equivalent & Alternatives

The following parts are listed as comparable options for similar Flash+PLD peripheral applications.

Alternative Part Technical Difference Application Difference Selection Advice
PSD833F2-70M 2 Mbit primary Flash (vs. 1 Mbit), same 256 Kbit secondary Flash and PLD architecture. Supports larger firmware images; requires identical PCB footprint and JTAG flow. Select when firmware size exceeds 1 Mbit but no additional SRAM or I/O is needed.
PSD854F2-70M 2 Mbit primary Flash + 512 Kbit SRAM (vs. 256 Kbit); adds TQFP64 package option. Enables more complex real-time buffering; requires PCB redesign due to 64-pin layout. Choose only if SRAM demand exceeds 256 Kbit and board revision is feasible.

Compared with PSD813F2A-70M, PSD833F2-70M offers double primary Flash capacity with zero change to I/O count or power profile, while PSD854F2-70M trades pin-count compatibility for doubled SRAM - making PSD813F2A-70M optimal for cost-sensitive, footprint-constrained 8-bit upgrades.

Availability

PSD813F2A-70M is available at Aetrix Electronics and suitable for industrial PLC I/O expansion, legacy MCU-based HMI controllers, and automotive body control modules requiring stable component supply across long-lifecycle programs.

Supply support for PSD813F2A-70M includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, MCU, power, and memory solutions for industrial, automotive, and consumer markets.

The PSD8XXFX product line was engineered specifically to extend the capabilities of 8-bit microcontrollers with integrated Flash, SRAM, and programmable logic - targeting cost-sensitive, long-lifecycle embedded systems where external glue logic and memory chips were previously required.

FAQ

Is PSD813F2A-70M still in production?

No - PSD813F2A-70M is marked as Obsolete by STMicroelectronics (Doc ID 7833 Rev 7, May 2009). However, Aetrix Electronics maintains legacy inventory with full traceability and offers extended lifecycle support including obsolescence forecasting and cross-reference guidance for migration paths.

What MCU families does PSD813F2A-70M directly support?

It natively interfaces with 80C31, 80C251, 80C51XA, and 68HC11 MCUs, as confirmed in Sections 15.5–15.8 of the datasheet. Support includes automatic bus timing adaptation for multiplexed and non-multiplexed configurations, with dedicated examples for each architecture.

Can the PLD logic be reprogrammed in the field?

Yes - the CPLD and DPLD blocks are fully reconfigurable via the JTAG interface. Configuration bitstreams are stored in Flash and loaded automatically at power-up; field updates require only a JTAG cable and FlashLINK software, with no hardware changes needed.

Does PSD813F2A-70M support 3.3 V operation?

No - it is a 5 V-only device (see Table 40, "Operating conditions (5 V devices)" in Doc ID 7833 Rev 7). The absolute maximum rating for VCC is 5.5 V, and DC characteristics are specified only at 5.0 V ±10%. It is not compatible with mixed-voltage 3.3 V/5 V systems without level-shifting.

PSD813F2A-70M Specifications

Product attributes
Attribute value
Manufacturer:
STMicroelectronics
Series:
-
Package/Case:
52-QFP
Packaging:
Tray
Product Status:
Obsolete
Programmable:
Not Verified
Type:
Programmable Peripherals IC
Applications:
8-Bit MCU Peripherals
Mounting Type:
Surface Mount
Supplier Device Package:
52-PQFP (10x10)
Grade:
-
Qualification:
-

PSD813F2A-70M FAQ

1.How can I place an order for PSD813F2A-70M through Aetrix?

Please submit a Request for Quotation (RFQ) for PSD813F2A-70M on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for PSD813F2A-70M reliable?

The price and inventory of PSD813F2A-70M are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PSD813F2A-70M is usually 5 days.

3.What payment methods are accepted for PSD813F2A-70M?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PSD813F2A-70M transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for PSD813F2A-70M?

PSD813F2A-70M orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your PSD813F2A-70M order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for PSD813F2A-70M?

For technical support, including PSD813F2A-70M datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PSD813F2A-70M requirements.

6.How does Aetrix verify that PSD813F2A-70M is sourced from the original manufacturer or authorized distributors?

All PSD813F2A-70M products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PSD813F2A-70M meets industry standards.

7.What is the process for return or replacement of PSD813F2A-70M?

All PSD813F2A-70M units undergo pre-shipment inspection (PSI). If there is an issue with PSD813F2A-70M, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The PSD813F2A-70M part is unused and in its original packaging.

Return procedure for PSD813F2A-70M:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

PSD813F2A-70M Tags

  • PSD813F2A-70M
  • PSD813F2A-70M PDF
  • PSD813F2A-70M Datasheet
  • PSD813F2A-70M Specifications
  • PSD813F2A-70M Images
  • STMicroelectronics
  • STMicroelectronics PSD813F2A-70M
  • Buy PSD813F2A-70M
  • PSD813F2A-70M Price
  • PSD813F2A-70M Distributor
  • PSD813F2A-70M Supplier
  • PSD813F2A-70M Wholesale
Related Products
CAP200DG-TL
CAP200DG-TL

Power Integrations

ATSHA204A-MAHDA-T
ATSHA204A-MAHDA-T

Microchip Technology

ATSHA204A-SSHDA-T
ATSHA204A-SSHDA-T

Microchip Technology

ATSHA204A-STUCZ-T
ATSHA204A-STUCZ-T

Microchip Technology

ATECC608B-MAHDA-T
ATECC608B-MAHDA-T

Microchip Technology

ATECC608B-MAHCZ-S
ATECC608B-MAHCZ-S

Microchip Technology

ATECC608B-SSHDA-T
ATECC608B-SSHDA-T

Microchip Technology

ATECC608B-MAHDA-S
ATECC608B-MAHDA-S

Microchip Technology

ATECC608A-MAHDA-S
ATECC608A-MAHDA-S

Microchip Technology

ATECC608B-MAVDA-T
ATECC608B-MAVDA-T

Microchip Technology

ATECC608A-SSHDA-T
ATECC608A-SSHDA-T

Microchip Technology

ATECC508A-MAHDA-T
ATECC508A-MAHDA-T

Microchip Technology

Tech Hub

Search

Search

PRODUCT

PRODUCT

PHONE

PHONE

USER

USER