My Inquiry
My Account
STMicroelectronics PSD833F2-90JI
- Part No.:
- PSD833F2-90JI
- Manufacturer:
- STMicroelectronics
- Category:
- Specialized ICs
- Package:
- 52-LCC (J-Lead)
- Datasheet:
-
PSD833F2-90JI.pdf
- Description:
- IC PROG PERIPH IC 52PLCC
- Quantity:
- Payment:
- Shipping:
Inventory:3,865
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PSD833F2-90JI from STMicroelectronics is a Flash in-system programmable (ISP) peripheral IC for 8-bit microcontrollers, integrating dual-bank Flash (1.5 Mbit primary + 256 Kbit secondary), 256 Kbit SRAM, 27 reconfigurable I/O ports, JTAG ISP interface, and PLD logic (3000+ gates, 16 OMCs/24 IMCs). It serves as a memory and logic expansion companion to legacy 80C51, 80C251, and 68HC11 MCUs in industrial control and embedded instrumentation.
For engineers reviewing the PSD833F2-90JI datasheet, PSD833F2-90JI pinout, PSD833F2-90JI application, or PSD833F2-90JI equivalent, key selection considerations include concurrent Flash read/erase capability, page register–enabled address space expansion, PLD-based chip select decoding, and JTAG-based in-circuit programming support for legacy 8-bit systems.
Technical Context
The PSD833F2-90JI implements a tightly coupled architecture where MCU bus signals (ALE, RD, WR, PSEN, CS) directly control internal memory block selection, PLD configuration, and I/O port mode switching. Its dual-bank Flash enables background erase/write while executing code from the alternate bank - critical for field-upgradable firmware in maintenance-constrained systems.
PLD functionality is split between a Decode PLD (DPLD) handling user-defined chip select decoding and a Complex PLD (CPLD) supporting combinational and registered logic with 16 output macrocells. The integrated page register extends the 8-bit MCU's 64 KB address space by 256× via bank-switching, enabling access to up to 16 MB of combined memory resources.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Primary Flash Memory | 1.5 Mbit (8 × 32K x8 uniform sectors); supports concurrent read/erase for zero-interrupt firmware updates. |
| Secondary Flash Memory | 256 Kbit (4 × 64K x8 uniform sectors); used for boot code, configuration data, or parameter storage. |
| SRAM Capacity | 256 Kbit (32K x8); provides fast, nonvolatile-accessible data buffer for real-time processing. |
| PLD Logic Density | 3000+ equivalent gates; enables custom address decoding, glue logic replacement, and state machine implementation. |
| I/O Ports | 27 reconfigurable pins; 16 configurable as open-drain for wired-OR bus interfaces or level translation. |
| Page Register | 8-bit internal register; expands MCU address space by factor of 256, enabling access beyond 64 KB limit. |
| JTAG Interface | IEEE 1149.1-compliant serial port; enables full-chip ISP without external programming hardware beyond FlashLINK cable. |
Pinout & Package
PSD833F2-90JI is housed in a 52-pin PLCC (Plastic Leaded Chip Carrier) package, designated by suffix 'J' per ST's part numbering scheme. This leaded, surface-mountable package supports reliable rework and high-pin-count routing in space-constrained industrial PCBs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | Power supply | 5 V ±10% main supply; powers all internal logic, Flash, SRAM, and I/O drivers. |
| GND | Ground reference | Common return path for digital and PLD circuitry; requires low-impedance PCB plane. |
| A0–A15 | Address inputs | 16-bit multiplexed or non-multiplexed address bus interface compatible with 80C51/80C251/68HC11. |
| D0–D7 | Data bus | 8-bit bidirectional data path; supports byte-wide transfers to Flash, SRAM, and PLD configuration registers. |
| RD, WR, PSEN | Control signals | Standard 80C51 read/write strobes; decode memory vs. I/O accesses and enable PLD-driven chip selects. |
| CSI (PD2) | Chip select input | Active-low enable for PSD; used with DPLD outputs to generate peripheral-specific CS signals. |
| TCK, TMS, TDI, TDO | JTAG interface | IEEE 1149.1 boundary-scan signals routed to Port C pins; enable in-system programming and debug visibility. |
| RESET | Reset input | Asynchronous active-low reset; initializes internal registers, disables PLD outputs, and places Flash in read mode. |
Key Features
| Feature | Design Value |
|---|---|
| Concurrent Flash operation | Read from one bank while erasing/writing the other - eliminates firmware update downtime in field-deployed systems. |
| Reconfigurable I/O architecture | 27 pins support MCU I/O, PLD I/O, latched address output, or special functions - reduces need for external logic. |
| Integrated page register | Enables 256× address space expansion - allows 8-bit MCUs to manage >16 MB of memory without external latch logic. |
| Dual-mode PLD | DPLD handles dynamic chip select decoding; CPLD implements user logic - replaces discrete glue logic and simplifies BOM. |
| JTAG ISP with FlashLINK | Eliminates socket-based programming; supports production-line programming and field firmware updates via low-cost USB-to-JTAG cable. |
Applications
| Industrial PLC I/O Expansion | Legacy MCU Firmware Upgrade Module |
|---|---|
Use Scenario: Adding isolated analog/digital I/O to an aging 80C51-based PLC controller without redesigning the main board. IC Role / Device Role / Timing Role: Acts as memory-mapped peripheral with PLD-decoded CS for ADC/DAC peripherals and SRAM-backed configuration registers. Use Value: Replaces discrete 74-series logic and EEPROM/SRAM chips, reducing component count by 7+ parts while enabling runtime reconfiguration. |
Use Scenario: Enabling over-the-air firmware updates for deployed 80C251-based metering devices with no physical access. IC Role / Device Role / Timing Role: Provides dual-bank Flash with concurrent read/erase - executes from Bank A while updating Bank B via JTAG ISP. Use Value: Eliminates need for service visits; achieves <100 ms firmware swap time with no system reset or interruption to real-time tasks. |
| Automotive Diagnostic Tool Interface | Medical Instrumentation Data Logger |
Use Scenario: Interfacing ISO 9141/K-Line diagnostics to a 68HC11 MCU in handheld scan tools requiring protocol translation and buffering. IC Role / Device Role / Timing Role: Uses PLD to decode MCU address space into dedicated UART, timer, and memory regions; SRAM buffers diagnostic messages. Use Value: Offloads protocol parsing from MCU; provides deterministic 125 µs response latency for K-Line handshaking sequences. |
Use Scenario: Storing calibrated sensor coefficients and patient session logs in a portable ECG device using 80C51XA. IC Role / Device Role / Timing Role: Secondary Flash stores calibration tables; primary Flash holds firmware; page register enables seamless coefficient lookup across banks. Use Value: Ensures calibration integrity during power loss - Flash sector protection prevents accidental overwrite of medical-grade coefficients. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar Flash+PLD+SRAM peripheral applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| PSD834F2-90JI | 2 Mbit primary Flash (vs. 1.5 Mbit); same PLD, SRAM, and pinout. | Better suited for larger firmware images or multi-application partitioning. | Select when firmware size exceeds 1.5 Mbit and board layout cannot be modified. |
| PSD853F2-90JI | Includes Turbo Bit for faster PLD propagation (3 ns vs. 5 ns); identical memory and I/O. | Required for timing-critical address decoding in high-speed 80C251 systems (>12 MHz). | Choose only if measured PLD path delay exceeds 5 ns in target timing budget. |
Compared with PSD834F2-90JI and PSD853F2-90JI, the PSD833F2-90JI offers optimal balance of memory capacity, PLD performance, and cost for mid-size 8-bit firmware deployments where Turbo timing or maximum Flash density is unnecessary.
Availability
PSD833F2-90JI is available at Aetrix Electronics and suitable for industrial PLC upgrades, legacy MCU firmware update modules, and automotive diagnostic tool interfaces requiring stable component supply and long-term obsolescence management.
Supply support for PSD833F2-90JI includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, analog ICs, power management devices, and memory solutions for industrial, automotive, and consumer markets.
The PSD8XXFX product line was developed specifically to extend the life of 8-bit MCU platforms by integrating Flash memory, SRAM, and programmable logic into a single ISP-capable peripheral - addressing design reuse, field upgradeability, and BOM simplification needs.
FAQ
What MCU families does PSD833F2-90JI natively support?
The PSD833F2-90JI is explicitly designed for interoperability with 80C51, 80C251, 80C51XA, and 68HC11 microcontrollers. Its bus interface logic matches the timing and signal conventions of these architectures, including ALE-latched address capture, PSEN-controlled program memory reads, and RD/WR strobe synchronization. Application examples in ST Doc ID 7833 Rev 7 confirm functional validation on all four families.
Can the PLD logic be reprogrammed in the field?
Yes - the CPLD and DPLD blocks are fully reconfigurable via the JTAG interface without requiring device removal or voltage cycling. Configuration data is stored in the secondary Flash memory and loaded automatically at power-up. ST's FlashLINK software and compatible JTAG adapters support in-system PLD reprogramming alongside Flash and SRAM content updates.
Is the 256 Kbit SRAM battery-backed or volatile?
The 256 Kbit SRAM is volatile and requires continuous VCC to retain data. It has no built-in battery backup or nonvolatile shadowing. For persistent data storage, users must implement external battery-backed SRAM or write critical values to protected sectors of the secondary Flash memory before power-down.
Does PSD833F2-90JI support sector-level Flash protection?
Yes - the Flash Protection register (address 0x00000000, bits 0–7) enables independent write-protection for each of the 12 Flash sectors (8 primary + 4 secondary). Protection is enforced at the hardware level: attempts to program or erase a protected sector result in status flag DQ5 = 1 and automatic command abort, verified in Section 10.1 of ST Doc ID 7833 Rev 7.
PSD833F2-90JI Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 52-LCC (J-Lead)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Programmable Peripherals IC
- Applications:
- 8-Bit MCU Peripherals
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 52-PLCC (19.1x19.1)
- Grade:
- -
- Qualification:
- -
PSD833F2-90JI FAQ
1.How can I place an order for PSD833F2-90JI through Aetrix?
Please submit a Request for Quotation (RFQ) for PSD833F2-90JI on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PSD833F2-90JI reliable?
The price and inventory of PSD833F2-90JI are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PSD833F2-90JI is usually 5 days.
3.What payment methods are accepted for PSD833F2-90JI?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PSD833F2-90JI transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PSD833F2-90JI?
PSD833F2-90JI orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PSD833F2-90JI order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PSD833F2-90JI?
For technical support, including PSD833F2-90JI datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PSD833F2-90JI requirements.
6.How does Aetrix verify that PSD833F2-90JI is sourced from the original manufacturer or authorized distributors?
All PSD833F2-90JI products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PSD833F2-90JI meets industry standards.
7.What is the process for return or replacement of PSD833F2-90JI?
All PSD833F2-90JI units undergo pre-shipment inspection (PSI). If there is an issue with PSD833F2-90JI, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PSD833F2-90JI part is unused and in its original packaging.
Return procedure for PSD833F2-90JI:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PSD833F2-90JI Tags
-
CAP200DG-TL
Power Integrations
-
ATSHA204A-MAHDA-T
Microchip Technology
-
ATSHA204A-SSHDA-T
Microchip Technology
-
ATSHA204A-STUCZ-T
Microchip Technology
-
ATECC608B-MAHDA-T
Microchip Technology
-
ATECC608B-MAHCZ-S
Microchip Technology
-
ATECC608B-SSHDA-T
Microchip Technology
-
ATECC608B-MAHDA-S
Microchip Technology
-
ATECC608A-MAHDA-S
Microchip Technology
-
ATECC608B-MAVDA-T
Microchip Technology
-
ATECC608A-SSHDA-T
Microchip Technology
-
ATECC508A-MAHDA-T
Microchip Technology
Tech Hub
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…
A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…
Engineering guide to Raspberry Pi alternatives, covering chip-level differences, Orange Pi, ROCK, Jetson, Banana Pi, NanoPi, Compute Module, Pico, GPIO, camera, HAT compatibility, and replacement risks…
