STMicroelectronics PSD833F2-90MI
- Part No.:
- PSD833F2-90MI
- Manufacturer:
- STMicroelectronics
- Category:
- Specialized ICs
- Package:
- 52-QFP
- Datasheet:
-
PSD833F2-90MI.pdf
- Description:
- IC PROG PERIPH IC 52PQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,580
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PSD833F2-90MI from STMicroelectronics is a Flash in-system programmable (ISP) peripheral IC for 8-bit microcontrollers, integrating dual-bank Flash (1 Mbit primary + 256 Kbit secondary), 256 Kbit SRAM, 27 reconfigurable I/O ports, and a hybrid PLD (3000-gate CPLD + DPLD) with 16 output macrocells and 24 input macrocells. It operates at 5 V and supports concurrent read/erase/write across memory banks, enabling real-time firmware updates in embedded control systems.
For engineers reviewing the PSD833F2-90MI datasheet, PSD833F2-90MI pinout, PSD833F2-90MI application, or PSD833F2-90MI equivalent, key selection criteria include ISP via JTAG, page register–enabled 256× address space expansion, Turbo Bit–accelerated PLD timing, configurable open-drain I/O (16 pins), and ECOPACK®-compliant PQFP52 packaging for legacy 8-bit MCU co-processing.
Technical Context
The PSD833F2-90MI implements a tightly coupled architecture where the PLD subsystem (CPLD + DPLD) performs dynamic chip select decoding and glue logic offload, while the dual-bank Flash enables non-blocking firmware patching-read from Bank A while erasing/writing Bank B. Its MCU bus interface supports multiplexed and non-multiplexed 8-bit buses (e.g., 80C51XA, 68HC11).
Memory access is managed through dedicated sector protection registers, Ready/Busy (PC3) signaling, and Data Polling (DQ7)/Toggle (DQ6) status flags. The integrated page register extends the microcontroller's 16-bit address space to 24-bit logical addressing, and the JTAG port provides full-chip ISP without requiring external programming hardware beyond a low-cost FlashLINK cable.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Primary Flash Memory | 1 Mbit (8 × 128Kb uniform sectors); enables firmware partitioning and field-upgradable code storage |
| Secondary Flash Memory | 256 Kbit (4 × 64Kb uniform sectors); used for configuration data, boot loader, or parameter storage |
| SRAM Capacity | 256 Kbit (32K × 8); provides fast, volatile working memory for MCU data buffering and stack operations |
| PLD Logic Density | 3000 equivalent gates; supports custom address decoding, interrupt arbitration, and peripheral interfacing logic |
| I/O Ports | 27 reconfigurable pins; 16 support open-drain mode for wired-AND bus interfaces or level translation |
| Page Register | 8-bit internal register; expands MCU address space by factor of 256 (e.g., 64KB → 16MB logical addressing) |
| JTAG ISP Support | IEEE 1149.1–compliant serial port; enables in-circuit programming, boundary-scan testing, and debug access |
Pinout & Package
PSD833F2-90MI is housed in a 52-pin Plastic Quad Flat Package (PQFP52), RoHS-compliant and ECOPACK® certified. Pin assignments follow STMicroelectronics' standard layout for this family, with dedicated JTAG (TCK/TMS/TDI/TDO), MCU bus interface (AD0–AD7, A8–A15, RD#, WR#, CS#), PLD I/O, and power/ground distribution.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AD0–AD7 | Address/Data Bus (Multiplexed) | Shared 8-bit bidirectional bus for address latching and data transfer with 80C51-style MCUs |
| A8–A15 | Upper Address Bus | Dedicated 8-bit non-multiplexed address lines for extended memory mapping |
| RD#, WR#, CS# | MCU Control Signals | Active-low strobes for read, write, and chip select-synchronized to MCU timing requirements |
| TCK, TMS, TDI, TDO | JTAG Serial Interface | Standard IEEE 1149.1 signals enabling in-system programming and boundary-scan diagnostics |
| PC0–PC7 | Port C I/O / JTAG Multiplex | Configurable as general-purpose I/O or JTAG signal pins; default JTAG on power-up |
| VCC, GND (×4) | Power Supply | 5 V ±10% operation; multiple VCC/GND pairs minimize noise and ensure stable PLD/Flash/SRAM operation |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank concurrent Flash operation | Enables zero-downtime firmware updates: read active code while reprogramming inactive bank |
| Programmable power management (APD) | Automatic Power-down unit reduces standby current to <100 µA; extends battery life in portable 8-bit systems |
| Enhanced PLD with Turbo Bit | Accelerates CPLD propagation delay by up to 30%; critical for high-speed address decode in 80C251/68HC11 systems |
| 27 individually configurable I/O ports | Each pin assignable as MCU I/O, PLD I/O, latched address output, or special function-no fixed role constraints |
| Internal sector protection registers | Hardware-enforced Flash lock bits prevent accidental erase/write; supports secure bootloader partitioning |
Applications
| Industrial PLC I/O Expansion | Legacy Automotive ECU Retrofit |
|---|---|
Use Scenario: Adding isolated digital I/O and custom logic to aging 80C51-based PLC controllers without redesigning the main board. IC Role / Device Role / Timing Role: Acts as intelligent glue logic + nonvolatile memory hub-decodes address ranges, manages local SRAM/Flash, and drives opto-isolated outputs. Use Value: Eliminates discrete PALs and external EPROM sockets; reduces BOM count by 7+ components per node while enabling field firmware updates. |
Use Scenario: Upgrading fuel injection control units in pre-OBD-II vehicles to support adaptive calibration tables and diagnostic logging. IC Role / Device Role / Timing Role: Provides expandable program memory (secondary Flash) and runtime-configurable PLD logic for sensor signal conditioning and actuator timing. Use Value: Enables post-deployment calibration tuning via JTAG; avoids costly MCU replacement by extending memory and logic capability within existing 5 V architecture. |
| Medical Infusion Pump Controller | Point-of-Sale Terminal Bootloader |
Use Scenario: Ensuring fail-safe operation in Class II medical devices requiring redundant firmware and tamper-resistant configuration storage. IC Role / Device Role / Timing Role: Hosts dual-boot images in protected Flash sectors and executes secure startup sequence using PLD-based watchdog supervision. Use Value: Meets IEC 62304 SW safety requirements via hardware-enforced sector locking and deterministic reset behavior. |
Use Scenario: Securing boot process in retail terminals where firmware integrity must survive power loss and malicious reflash attempts. IC Role / Device Role / Timing Role: Stores signed bootloader in protected secondary Flash and validates signature using PLD-assisted CRC engine before MCU handoff. Use Value: Prevents unauthorized firmware execution; leverages built-in Flash protection bits and JTAG disable option for production lockdown. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar Flash-based programmable peripheral applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| PSD834F2-90MI | 2 Mbit primary Flash (vs. 1 Mbit); same PLD, SRAM, and package | Required when larger firmware image size exceeds 1 Mbit; no change to logic or I/O design | Select if firmware growth projection exceeds 1 Mbit; pin- and register-compatible upgrade path |
| PSD853F2-90MI | Includes TQFP64 package (vs. PQFP52); identical electrical specs and feature set | Needed for PCB layouts requiring finer pitch or additional I/O routing flexibility | Choose only for mechanical compatibility-no functional advantage; requires board redesign |
Compared with PSD833F2-90MI, PSD834F2-90MI offers scalable Flash capacity without altering PLD logic or power profile, while PSD853F2-90MI trades package form factor for identical functionality-making the former a true functional upgrade and the latter a mechanical alternative.
Availability
PSD833F2-90MI is available at Aetrix Electronics and suitable for industrial PLC upgrades, legacy automotive ECU retrofits, and medical device firmware expansion requiring stable component supply and long-lifecycle support.
Supply support for PSD833F2-90MI includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, analog ICs, power management, and memory solutions for industrial, automotive, and consumer markets.
The PSD8XXFX product line was engineered specifically to extend the capabilities of legacy 8-bit MCUs-providing integrated Flash, SRAM, and programmable logic in a single chip to eliminate discrete glue logic and reduce system complexity in cost-sensitive embedded designs.
FAQ
Is PSD833F2-90MI still in production?
No-PSD833F2-90MI is marked as Obsolete by STMicroelectronics (as confirmed in Doc ID 7833 Rev 7, Table 1). However, Aetrix Electronics maintains verified, traceable inventory sourced from authorized legacy channels, with full lot traceability and extended lifecycle support documentation for ongoing production programs.
What MCU families does PSD833F2-90MI directly support?
PSD833F2-90MI natively interfaces with 80C31, 80C251, 80C51XA, and 68HC11 MCUs, as detailed in Sections 15.5–15.8 of the datasheet. Its bus timing, control signal polarity, and address/data multiplexing modes are pre-validated for these architectures-no FPGA or custom adapter required.
Can the PLD logic be reprogrammed in the field?
Yes-the CPLD and DPLD blocks are fully in-system programmable via JTAG. Configuration bitstreams are stored in Flash and loaded automatically at power-up; users can update PLD logic independently of MCU firmware using ST's PSDSoft development tools and FlashLINK hardware.
Does PSD833F2-90MI support 3.3 V operation?
No-PSD833F2-90MI is a 5 V-only device (VCC = 4.5–5.5 V), specified in Table 40 of the datasheet. It lacks 3 V I/O tolerance or internal voltage regulation; interfacing with 3.3 V MCUs requires level-shifting on all shared bus signals (AD0–AD7, A8–A15, control lines).
PSD833F2-90MI Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 52-QFP
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Programmable Peripherals IC
- Applications:
- 8-Bit MCU Peripherals
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 52-PQFP (10x10)
- Grade:
- -
- Qualification:
- -
PSD833F2-90MI FAQ
1.How can I place an order for PSD833F2-90MI through Aetrix?
Please submit a Request for Quotation (RFQ) for PSD833F2-90MI on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PSD833F2-90MI reliable?
The price and inventory of PSD833F2-90MI are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PSD833F2-90MI is usually 5 days.
3.What payment methods are accepted for PSD833F2-90MI?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PSD833F2-90MI transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PSD833F2-90MI?
PSD833F2-90MI orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PSD833F2-90MI order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PSD833F2-90MI?
For technical support, including PSD833F2-90MI datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PSD833F2-90MI requirements.
6.How does Aetrix verify that PSD833F2-90MI is sourced from the original manufacturer or authorized distributors?
All PSD833F2-90MI products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PSD833F2-90MI meets industry standards.
7.What is the process for return or replacement of PSD833F2-90MI?
All PSD833F2-90MI units undergo pre-shipment inspection (PSI). If there is an issue with PSD833F2-90MI, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PSD833F2-90MI part is unused and in its original packaging.
Return procedure for PSD833F2-90MI:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PSD833F2-90MI Tags

-
CAP200DG-TL
Power Integrations

-
ATSHA204A-MAHDA-T
Microchip Technology

-
ATSHA204A-SSHDA-T
Microchip Technology

-
ATSHA204A-STUCZ-T
Microchip Technology
-
ATECC608B-MAHDA-T
Microchip Technology
-
ATECC608B-MAHCZ-S
Microchip Technology

-
ATECC608B-SSHDA-T
Microchip Technology
-
ATECC608B-MAHDA-S
Microchip Technology

-
ATECC608A-MAHDA-S
Microchip Technology
-
ATECC608B-MAVDA-T
Microchip Technology

-
ATECC608A-SSHDA-T
Microchip Technology

-
ATECC508A-MAHDA-T
Microchip Technology
Tech Hub
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…
A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…
Engineering guide to Raspberry Pi alternatives, covering chip-level differences, Orange Pi, ROCK, Jetson, Banana Pi, NanoPi, Compute Module, Pico, GPIO, camera, HAT compatibility, and replacement risks…

