My Inquiry
My Account
STMicroelectronics PSD853F2-90M
- Part No.:
- PSD853F2-90M
- Manufacturer:
- STMicroelectronics
- Category:
- Specialized ICs
- Package:
- 52-QFP
- Datasheet:
-
PSD853F2-90M.pdf
- Description:
- IC PROG PERIPH IC 52PQFP
- Quantity:
- Payment:
- Shipping:
Inventory:3,174
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PSD853F2-90M from STMicroelectronics is a Flash in-system programmable (ISP) peripheral IC for 8-bit microcontrollers, integrating dual-bank Flash (2 Mbit primary + 256 Kbit secondary), 256 Kbit SRAM, 27 reconfigurable I/O ports, and a CPLD/DPLD logic block (3000+ gates). It supports concurrent read/erase/write operations and features an internal page register for 256× address space expansion. Used in legacy industrial control and embedded instrumentation systems with 80C51/68HC11 MCUs.
For engineers reviewing the PSD853F2-90M datasheet, PSD853F2-90M pinout, PSD853F2-90M application, or PSD853F2-90M equivalent, key selection criteria include ISP JTAG support, dual-bank Flash concurrency, PLD-based chip select decoding, and 5 V operation with programmable power management.
Technical Context
The PSD853F2-90M implements a tightly coupled memory-peripheral architecture for 8-bit MCUs, featuring two independent Flash banks enabling simultaneous execution and reprogramming. Its PLD subsystem includes both CPLD (16 OMCs, 24 IMCs) and DPLD blocks for user-defined address decoding and glue logic replacement.
It interfaces via multiplexed or non-multiplexed 8-bit buses (e.g., 80C51XA, 68HC11), uses a dedicated JTAG port for in-system programming, and incorporates automatic power-down (APD) with configurable wake-up triggers. The page register enables bank-switching across up to 256 × 64 KB address windows.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Primary Flash Memory | 2 Mbit (8 × 32K x8 uniform sectors); enables firmware updates without halting MCU execution when paired with secondary bank. |
| Secondary Flash Memory | 256 Kbit (4 × 64K uniform sectors); used for boot code storage or configuration data with independent erase/write control. |
| SRAM Capacity | 256 Kbit (32K × 8); provides fast, non-volatile-critical data buffer accessible at full bus speed. |
| PLD Logic Density | >3000 equivalent gates; replaces discrete logic for address decoding, interrupt arbitration, and peripheral enable generation. |
| Max Clock Frequency | 90 MHz (–90M suffix); defines maximum system bus timing margin for 5 V operation with 11.1 ns access time. |
| I/O Ports | 27 pins, 16 configurable as open-drain; supports mixed MCU I/O, PLD I/O, latched address output, and special function roles. |
| JTAG Interface | IEEE 1149.1-compliant serial port; enables full-chip ISP, boundary-scan testing, and debug access without external programmers. |
Pinout & Package
PSD853F2-90M is available in PQFP52 (M) package per STMicroelectronics Doc ID 7833 Rev 7, Appendix A. Pin assignments are validated for 5 V operation and JTAG ISP compatibility.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | Power supply | 5 V ±10% main supply; powers all internal blocks including Flash, SRAM, and PLD logic. |
| GND | Ground reference | Digital ground plane connection; required for stable operation of high-speed I/O and PLD timing. |
| AD0–AD7 | Multiplexed address/data bus | Time-multiplexed 8-bit bus for 80C51-compatible interface; latched by ALE to separate address and data phases. |
| ALE | Address Latch Enable | Controls external latch (e.g., 74LS373) to capture AD0–AD7 address bits during bus cycle setup. |
| RD, WR | Read/Write strobes | Active-low signals controlling Flash/SRAM read and write cycles; synchronized with bus timing requirements. |
| CSI | Chip Select Input | Active-low enable for PSD device; used with address decoding logic (DPLD) to map PSD into MCU memory space. |
| TCK, TMS, TDI, TDO | JTAG test interface | Standard IEEE 1149.1 signals on Port C pins; enables in-system programming and boundary-scan diagnostics. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank Flash concurrency | Enables real-time firmware update: MCU executes from one bank while erasing/writing the other-no system halt required. |
| Configurable I/O port modes | 27 pins support MCU I/O, PLD I/O, latched address output, or special functions; 16 pins selectable as open-drain for wired-OR bus interfacing. |
| Page register addressing | 8-bit internal register expands MCU address space by factor of 256; allows access to >16 MB memory map using standard 8-bit bus. |
| Integrated CPLD/DPLD | 3000+ gate logic block includes 16 output macrocells and 24 input macrocells; eliminates external PAL/GAL for chip select and decode logic. |
| Programmable power management | Automatic Power-down (APD) unit reduces current to 10 µA typical; wake-up triggered by RD/WR or JTAG activity. |
Applications
| Industrial PLC I/O Module | Legacy Medical Instrument Controller |
|---|---|
Use Scenario: Compact 8-bit MCU-based PLC module requiring field-upgradable firmware and custom peripheral decoding. IC Role / Device Role / Timing Role: PSD853F2-90M serves as unified memory + logic peripheral, replacing discrete EPROM, SRAM, and PAL components. Use Value: Dual-bank Flash enables zero-downtime firmware patches; DPLD implements dynamic chip select for analog input/output expansion cards. |
Use Scenario: Embedded controller in discontinued diagnostic equipment needing long-term component availability and in-field reconfiguration. IC Role / Device Role / Timing Role: Acts as memory manager and glue logic hub for 80C251 MCU, handling SRAM buffering and sensor interface timing. Use Value: JTAG ISP allows calibration data updates without disassembly; page register supports multi-sensor memory mapping within 64 KB address limit. |
| Automotive Body Control Unit (Legacy) | Test Equipment Firmware Loader |
Use Scenario: Low-volume automotive BCM built on 68HC11 platform requiring robust, reprogrammable memory and logic. IC Role / Device Role / Timing Role: Provides non-volatile program storage, RAM workspace, and interrupt prioritization logic via CPLD. Use Value: Concurrent Flash operation permits safe over-the-air bootloader updates; open-drain I/O supports LIN bus signal conditioning. |
Use Scenario: Production-line firmware loader for 8-bit MCU-based devices using low-cost FlashLINK cable and PC host. IC Role / Device Role / Timing Role: Standalone ISP target with JTAG interface; eliminates need for dedicated programmer hardware. Use Value: Built-in JTAG compliance reduces test fixture cost; 90 MHz timing ensures rapid programming of 2 Mbit Flash in <120 s. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar Flash+PLD peripheral applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| PSD854F2-90M | Same architecture with 4 Mbit primary Flash (16 × 32K sectors); identical pinout and timing. | Required where larger firmware image size exceeds 2 Mbit capacity; no change to PCB or driver software. | Select when firmware growth necessitates >2 Mbit program storage without redesigning memory interface. |
| PSD833F2-90M | Reduced Flash (1 Mbit primary + 128 Kbit secondary); same PLD, SRAM, and I/O count. | Suitable for cost-sensitive designs with smaller code footprint; shares same PQFP52 package and JTAG flow. | Choose for budget-constrained legacy upgrades where existing firmware fits within 1 Mbit and sector count is sufficient. |
Compared with PSD854F2-90M, the PSD853F2-90M offers optimal balance of Flash capacity and cost for mid-size 8-bit firmware; versus PSD833F2-90M, it delivers 100% more primary Flash while retaining identical PLD functionality and power profile.
Availability
PSD853F2-90M is available at Aetrix Electronics and suitable for industrial PLC I/O modules, legacy medical instrument controllers, and automotive body control units requiring stable component supply and long-lifecycle support.
Supply support for PSD853F2-90M includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, analog ICs, power management, and memory solutions for industrial, automotive, and consumer markets.
The PSD8XXFX product line was engineered specifically to replace discrete memory and logic components in 8-bit MCU systems, delivering integrated Flash, SRAM, and programmable logic in a single 5 V-compatible device.
FAQ
Is PSD853F2-90M still in production?
No - PSD853F2-90M is marked obsolete by STMicroelectronics (Doc ID 7833 Rev 7, Table 1). However, Aetrix Electronics maintains verified legacy stock with full traceability, conforming to original ECOPACK® packaging and tested electrical parameters per datasheet Rev 7.
What MCU families does PSD853F2-90M directly support?
PSD853F2-90M is natively compatible with 80C31, 80C251, 80C51XA, and 68HC11 MCUs, as confirmed in Sections 15.5–15.8 of the datasheet. Bus timing, control signal mapping (ALE, RD, WR), and reset behavior are explicitly characterized for each.
Can the PLD logic be reconfigured independently of Flash programming?
Yes - the CPLD and DPLD logic configurations are stored in dedicated Flash sectors and programmed separately from main Flash memory using JTAG commands defined in Table 6 and Section 19. PLD bitstream updates do not affect application code or SRAM contents.
Does PSD853F2-90M support 3 V operation?
No - PSD853F2-90M is a 5 V-only device (see Table 40, Operating Conditions). It is not rated for 3 V supply and lacks 3 V DC characteristics; attempting 3 V operation risks functional failure or data corruption in Flash/SRAM.
PSD853F2-90M Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 52-QFP
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Programmable Peripherals IC
- Applications:
- 8-Bit MCU Peripherals
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 52-PQFP (10x10)
- Grade:
- -
- Qualification:
- -
PSD853F2-90M FAQ
1.How can I place an order for PSD853F2-90M through Aetrix?
Please submit a Request for Quotation (RFQ) for PSD853F2-90M on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PSD853F2-90M reliable?
The price and inventory of PSD853F2-90M are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PSD853F2-90M is usually 5 days.
3.What payment methods are accepted for PSD853F2-90M?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PSD853F2-90M transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PSD853F2-90M?
PSD853F2-90M orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PSD853F2-90M order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PSD853F2-90M?
For technical support, including PSD853F2-90M datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PSD853F2-90M requirements.
6.How does Aetrix verify that PSD853F2-90M is sourced from the original manufacturer or authorized distributors?
All PSD853F2-90M products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PSD853F2-90M meets industry standards.
7.What is the process for return or replacement of PSD853F2-90M?
All PSD853F2-90M units undergo pre-shipment inspection (PSI). If there is an issue with PSD853F2-90M, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PSD853F2-90M part is unused and in its original packaging.
Return procedure for PSD853F2-90M:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PSD853F2-90M Tags
-
CAP200DG-TL
Power Integrations
-
ATSHA204A-MAHDA-T
Microchip Technology
-
ATSHA204A-SSHDA-T
Microchip Technology
-
ATSHA204A-STUCZ-T
Microchip Technology
-
ATECC608B-MAHDA-T
Microchip Technology
-
ATECC608B-MAHCZ-S
Microchip Technology
-
ATECC608B-SSHDA-T
Microchip Technology
-
ATECC608B-MAHDA-S
Microchip Technology
-
ATECC608A-MAHDA-S
Microchip Technology
-
ATECC608B-MAVDA-T
Microchip Technology
-
ATECC608A-SSHDA-T
Microchip Technology
-
ATECC508A-MAHDA-T
Microchip Technology
Tech Hub
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…
A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…
Engineering guide to Raspberry Pi alternatives, covering chip-level differences, Orange Pi, ROCK, Jetson, Banana Pi, NanoPi, Compute Module, Pico, GPIO, camera, HAT compatibility, and replacement risks…
