NXP Semiconductors PTN3355BSMP
- Part No.:
- PTN3355BSMP
- Manufacturer:
- NXP Semiconductors
- Category:
- Specialized
- Package:
- 40-VFQFN Exposed Pad
- Datasheet:
-
PTN3355BSMP.pdf
- Description:
- IC INTFACE SPECIALIZED 40HVQFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,827
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PTN3355BSMP from NXP Semiconductors is a DisplayPort-to-VGA adapter IC with integrated 1:2 VGA switch, designed for motherboard and docking station applications. It converts DisplayPort signals (1- or 2-lane, 1.62/2.7 Gbit/s per lane) into analog RGB video, supports WUXGA (1920×1200@60 Hz), delivers 700 mVpp DAC outputs into 75 Ω loads, and operates from a single 3.3 V supply.
For engineers reviewing the PTN3355BSMP datasheet, PTN3355BSMP pinout, PTN3355BSMP application, or PTN3355BSMP equivalent, this page provides verified technical context, validated pin functions, confirmed resolution support up to 240 MHz pixel clock, low-power mode operation at 410 µW, and real-world monitor detection via RGB load sensing - all critical for DP-to-analog bridge design validation and BOM optimization.
Technical Context
The PTN3355BSMP implements a full VESA DisplayPort 1.2a-compliant receiver with CDR-based clock recovery, auto-equalization, and Manchester-II-coded AUX channel handling at 1 MHz. Its digital subsystem extracts main stream video attributes during vertical blanking and reconstructs timing using recovered pixel clock.
It integrates triple 8-bit current-source DACs with external RSET-controlled reference (1.2 kΩ), drives dual VGA channels (channel 1 or 2 selected by DOCK_IN), and performs active load sensing on RGB lines to report sink connection status via HPD IRQ and DPCD register updates - enabling seamless hot-plug detection without host polling.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Main Link Lanes | 1 or 2 lanes; enables bandwidth scaling from 1.62 Gbit/s to 5.4 Gbit/s aggregate |
| Pixel Clock Rate | Up to 240 MHz at 18 bpp; supports WUXGA, UXGA, SXGA, XGA, and VGA resolutions |
| DAC Resolution | Triple 8-bit; delivers 700 mVPP analog output into doubly terminated 75 Ω load |
| Power Consumption | ~200 mW in WUXGA active mode; 410 µW in low-power mode - reduces thermal load in compact systems |
| ESD Protection | 7.5 kV HBM; meets IEC 61000-4-2 Level 4 for robust board-level reliability |
| Operating Temperature | 0 °C to +85 °C; qualified for commercial desktop, notebook, and docking station environments |
| Package | HVQFN40, 6 mm × 6 mm × 0.85 mm, 0.5 mm pitch; exposes die pad for thermal and electrical grounding |
Pinout & Package
HVQFN40 package (SOT618-1) with 40 terminals, 6 mm × 6 mm footprint, 0.5 mm pitch, and exposed center die pad requiring PCB thermal vias and ground connection per NXP layout guidelines.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| ML0_P / ML0_N ML1_P / ML1_N | DisplayPort Main Link differential inputs | Accept AC-coupled DP lanes; internal 50 Ω termination eliminates external resistors |
| AUX_P / AUX_N | DisplayPort AUX channel differential interface | Supports native AUX syntax and I²C-over-AUX for DDC/CI, MCCS, and EDID access |
| HPD | Hot Plug Detect output | Active-HIGH signal informs source of VGA sink presence; updated via load sensing and DPCD |
| DOCK_IN | VGA channel selection control | LOW selects channel 1 (mainboard VGA); HIGH selects channel 2 (docking VGA) |
| RSET | DAC reference current setting | 1.2 kΩ ±1 % resistor sets 700 mVPP output level into 37.5 Ω DAC load |
| RED1/GRN1/BLU1 RED2/GRN2/BLU2 | Analog RGB video outputs | Current-source DAC outputs; each pair drives one VGA channel with 3.3 V sync signals |
Key Features
| Feature | Design Value |
|---|---|
| Integrated 1:2 VGA switch | Eliminates discrete switch IC; reduces BOM count and PCB area in dual-VGA systems |
| VESA-compliant DDC bridging | Enables GPU-side EDID read/write over AUX; supports DDC/CI and MCCS for display management |
| Firmware upgradability | Supported via Flash-over-AUX and I²C-bus interfaces - allows field updates without hardware change |
| Monitor presence detection | Active load sensing on RGB lines reports plug/unplug events via HPD IRQ and DPCD registers |
| eDP extensions support | ASSR and Enhanced Framing modes improve compatibility with embedded DisplayPort sources |
Applications
| Desktop Motherboard Video Bridge | Notebook Docking Station Adapter |
|---|---|
Use Scenario: Converting DisplayPort output from chipset to onboard VGA header on ATX/mATX motherboards. IC Role / Device Role / Timing Role: Protocol converter and analog video generator; recovers pixel clock from DP link and drives RGB/H/V sync with precise timing alignment. Use Value: Enables legacy VGA support without discrete level shifters or external DACs; reduces component count by integrating switch and DDC bridge. | Use Scenario: Providing VGA output in USB-C or proprietary docking stations with dual-display capability. IC Role / Device Role / Timing Role: Dual-channel VGA driver with dynamic channel selection; DOCK_IN pin routes output to either mainboard or dock connector. Use Value: Eliminates need for separate VGA switches per port; simplifies routing and maintains signal integrity across both VGA paths. |
| Embedded System Legacy Interface | Industrial Display Controller |
Use Scenario: Adding VGA output to space-constrained embedded PCs where DP is native but displays require analog input. IC Role / Device Role / Timing Role: Low-power DP receiver and DAC subsystem; enters 410 µW standby when no DP source is active. Use Value: Minimizes idle power draw while maintaining instant wake-on-HPD; supports fanless thermal design. | Use Scenario: Driving CRT or legacy industrial monitors in factory automation panels with DP-enabled controllers. IC Role / Device Role / Timing Role: Robust VGA sink detector; senses 75 Ω termination to confirm monitor presence before enabling outputs. Use Value: Prevents spurious video output or sync glitches during hot-swap events; improves system reliability in unattended operation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar DisplayPort-to-VGA bridge applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ANX9804 | Single-channel VGA output; no integrated 1:2 switch; requires external I²C EEPROM for EDID | Lacks dual-VGA routing; suited for simple dongles, not docking stations with dual outputs | Select when only one VGA path is needed and BOM cost is prioritized over integration |
| PS8315 | Supports DP 1.2a but uses external 10-bit DACs; higher power consumption (~350 mW at WUXGA) | Requires more external components (DACs, filters); less suitable for thermally constrained motherboards | Choose if higher color depth (10-bit) is required and layout area is not constrained |
Compared with ANX9804 and PS8315, PTN3355BSMP uniquely integrates dual-channel VGA switching, eliminates external DACs and EEPROM, and achieves lowest active and standby power - making it optimal for high-integration motherboard and docking applications where BOM reduction and thermal efficiency are critical.
Availability
PTN3355BSMP is available at Aetrix Electronics and suitable for desktop motherboard designs, notebook docking stations, and embedded industrial display interfaces requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for PTN3355BSMP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and consumer applications.
The PTN3355BSMP belongs to NXP's DisplayPort bridge IC product line, engineered specifically to simplify DP-to-analog conversion in space- and power-constrained computing platforms while maintaining full VESA compliance and robust monitor detection.
FAQ
What is the maximum supported pixel clock rate for PTN3355BSMP?
The PTN3355BSMP supports a maximum pixel clock rate of 240 MHz at 18 bits per color, enabling WUXGA (1920×1200@60 Hz) and other high-resolution analog video formats. This limit is defined by the internal triple 8-bit DAC architecture and is achievable only with a 2-lane DisplayPort source operating at HBR (2.7 Gbit/s per lane). The device also supports lower rates down to 25 MHz for VGA (640×480@60 Hz).
How does PTN3355BSMP handle monitor detection without EDID polling?
The PTN3355BSMP performs active load sensing on the RGB analog output lines to detect presence or absence of a 75 Ω terminated VGA monitor. It pulses the lines periodically and measures impedance response, reporting status changes via HPD interrupt and DPCD register updates - eliminating dependency on EDID reads and enabling reliable hot-plug detection even before EDID is accessed.
Can PTN3355BSMP drive two VGA connectors simultaneously?
No, the PTN3355BSMP integrates a 1:2 VGA switch that selects *either* channel 1 (pins RED1/GRN1/BLU1/HSYNC1/VSYNC1) *or* channel 2 (pins RED2/GRN2/BLU2/HSYNC2/VSYNC2) based on the DOCK_IN pin state. Only one VGA output path is active at a time; simultaneous dual-output operation is not supported.
What external components are mandatory for PTN3355BSMP operation?
Mandatory external components include: a 1.2 kΩ ±1 % resistor on RSET for DAC reference, decoupling capacitors (0.1 µF) on all power pins, DC-blocking capacitors on ML0/ML1/AUX differential pairs, and a 25/27/33 MHz crystal or resonator on OSC_IN/OSC_OUT. Optional components include ESD protection diodes and DC-DC converter inductors for ultra-low-power mode.
Is PTN3355BSMP compatible with DisplayPort 1.4 sources?
The PTN3355BSMP is specified for DisplayPort 1.2a compliance and supports RBR (1.62 Gbit/s) and HBR (2.7 Gbit/s) link rates. While it may interoperate with DP 1.4 sources operating in backward-compatible RBR/HBR modes, it does not support HBR2 (5.4 Gbit/s), HBR3 (8.1 Gbit/s), or Display Stream Compression (DSC) - features introduced in DP 1.3/1.4. System validation is required for such configurations.
PTN3355BSMP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 40-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Applications:
- DisplayPort
- Interface:
- -
- Voltage - Supply:
- 3.3V
- Supplier Device Package:
- 40-HVQFN (6x6)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
PTN3355BSMP FAQ
1.How can I place an order for PTN3355BSMP through Aetrix?
Please submit a Request for Quotation (RFQ) for PTN3355BSMP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PTN3355BSMP reliable?
The price and inventory of PTN3355BSMP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PTN3355BSMP is usually 5 days.
3.What payment methods are accepted for PTN3355BSMP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PTN3355BSMP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PTN3355BSMP?
PTN3355BSMP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PTN3355BSMP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PTN3355BSMP?
For technical support, including PTN3355BSMP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PTN3355BSMP requirements.
6.How does Aetrix verify that PTN3355BSMP is sourced from the original manufacturer or authorized distributors?
All PTN3355BSMP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PTN3355BSMP meets industry standards.
7.What is the process for return or replacement of PTN3355BSMP?
All PTN3355BSMP units undergo pre-shipment inspection (PSI). If there is an issue with PTN3355BSMP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PTN3355BSMP part is unused and in its original packaging.
Return procedure for PTN3355BSMP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PTN3355BSMP Tags

-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments

-
MD0100N8-G
Microchip Technology

-
PCA9548APW,118
NXP Semiconductors

-
PCA9540BDP,118
NXP Semiconductors

-
PCA9548APWR
Texas Instruments

-
PCA9546APW,118
NXP Semiconductors

-
PTN3360DBS,518
NXP Semiconductors

-
PCA9546ABS,118
NXP Semiconductors

-
PCA9518PWR
Texas Instruments

-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

