NXP Semiconductors PTN3360BBS,518
- Part No.:
- PTN3360BBS,518
- Manufacturer:
- NXP Semiconductors
- Category:
- Specialized
- Package:
- 48-VFQFN Exposed Pad
- Datasheet:
-
PTN3360BBS,518.pdf
- Description:
- IC INTFACE SPECIALIZED 48HVQFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,394
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PTN3360BBS,518 from NXP Semiconductors is a high-speed HDMI/DVI level shifter IC that converts four lanes of low-swing AC-coupled differential inputs (e.g., DisplayPort/PCIe PHY signals) to DVI v1.0- and HDMI v1.3a-compliant TMDS outputs at up to 2.5 Gbit/s per lane, with integrated 50 Ω input termination, non-inverting HPD translation, and I²C DDC level shifting between 3.3 V source and 5 V sink sides - deployed in multimedia interface bridges for multi-mode display sources.
For engineers reviewing the PTN3360BBS,518 datasheet, PTN3360BBS,518 pinout, PTN3360BBS,518 application, or PTN3360BBS,518 equivalent, this device serves as a transparent, no-re-timing, single-supply (3.3 V ±10 %) level translation solution for HDMI/DVI interconnects where back-power safety, ESD robustness (8 kV HBM), and low-power standby via OE_N/ DDC_EN control are critical design requirements.
Technical Context
The PTN3360BBS,518 implements four independent self-biasing differential input buffers compliant with DisplayPort v1.1 and PCIe v1.1 electrical specs, each driving open-drain current-steering TMDS outputs meeting HDMI v1.3a and DVI v1.0 voltage swing (500 mV typ.), rise/fall time (75–160 ps), and skew (≤10 ps intra-pair, ≤250 ps inter-pair) requirements. Its architecture avoids re-timing or state machines, enabling fully transparent signal pass-through.
It integrates three isolated level-shifting domains: (1) TMDS lanes with back-current-safe outputs and 50 Ω on-die termination; (2) DDC channel using pass-gate technology supporting 0–400 kHz I²C operation with bidirectional isolation when disabled; and (3) HPD path featuring non-inverting 5 V-to-3.3 V translation and a 200 kΩ integrated pull-down on HPD_SINK to guarantee LOW when unplugged.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Max data rate | 2.5 Gbit/s per lane - supports HDMI 1080p60 and UXGA DVI timing |
| Supply voltage | 3.3 V ±10 % - single-rail operation compatible with standard logic domains |
| Differential input impedance | 50 Ω DC - eliminates need for external termination resistors on IN_Dx pairs |
| ESD resilience | 8 kV HBM, 500 V CDM - enables robust handling in manufacturing and end-user hot-plug scenarios |
| Power consumption | 35 mA typical active, 0.8–1.5 mA standby - low quiescent draw during OE_N/ DDC_EN disable |
| I²C DDC frequency | 0–400 kHz - full compatibility with standard and fast-mode I²C bus protocols |
| HPD propagation delay | ≤200 ns - ensures timely hot-plug detection without system-level timing violations |
Pinout & Package
PTN3360BBS,518 is housed in a 48-terminal HVQFN48 package (7 × 7 × 0.85 mm, SOT619-1), with exposed thermal pad requiring PCB soldering and thermal vias for optimal thermal performance. All nine GND pins (1, 5, 12, 18, 24, 27, 31, 36, 37) and eight VDD pins (2, 11, 15, 21, 26, 33, 40, 46) must be connected for stable operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN_D1+ / IN_D1− IN_D2+ / IN_D2− IN_D3+ / IN_D3− IN_D4+ / IN_D4− | Self-biasing differential inputs | Accept low-swing AC-coupled signals from multi-mode sources (e.g., DisplayPort PHY); require external AC coupling capacitors |
| OUT_D1+ / OUT_D1− OUT_D2+ / OUT_D2− OUT_D3+ / OUT_D3− OUT_D4+ / OUT_D4− | TMDS differential outputs | HDMI/DVI-compliant current-steering outputs terminated into 50 Ω to 3.3 V; back-current safe when unpowered |
| HPD_SINK (pin 30) HPD_SOURCE (pin 7) | Hot Plug Detect interface | Non-inverting 5 V → 3.3 V level shift; 200 kΩ internal pull-down guarantees LOW when no display is attached |
| SCL_SOURCE / SDA_SOURCE (pins 9, 8) SCL_SINK / SDA_SINK (pins 28, 29) | DDC I²C level shifter | Pass-gate-based bidirectional translation between 3.3 V source and 5 V sink; enabled by DDC_EN (pin 32) |
| OE_N (pin 25) | Output Enable (active LOW) | Disables all TMDS inputs/outputs and reduces supply current to <1.5 mA; leaves HPD and DDC unaffected |
| REXT (pin 6) | Analog current reference | Connect 10 kΩ ±1 % resistor to GND for accurate output voltage swing; optional for basic functionality |
Key Features
| Feature | Design Value |
|---|---|
| Transparent TMDS level shifting | No re-timing, no firmware, no clock domain crossing - preserves native signal integrity and jitter budget |
| Back-power safe sink-side I/Os | Blocks current flow from powered HDMI/DVI sink when PTN3360BBS,518 is unpowered - prevents damage and supply rail corruption |
| Integrated 50 Ω input termination | Eliminates external resistors on all four differential input lanes - reduces BOM count and layout complexity |
| Configurable power management | Independent OE_N (TMDS) and DDC_EN (I²C) controls enable granular low-power states without compromising HPD monitoring |
| Robust HPD interface | Guaranteed LOW on HPD_SINK via 200 kΩ internal pull-down - removes need for external biasing in display detection circuits |
Applications
| Display Source Interface Bridge | HDMI-to-DVI Adapter Module |
|---|---|
Use Scenario: Multi-standard GPU or SoC with shared DisplayPort PHY outputs routed to both HDMI and DVI connectors. IC Role / Device Role / Timing Role: PTN3360BBS,518 acts as a physical-layer translator, converting PCIe-style low-swing differential signals into HDMI/DVI-compliant TMDS while preserving timing and eye diagram integrity. Use Value: Enables single-chip display controller to support dual-output standards without increasing pin count or requiring separate PHYs - reducing cost and PCB area. |
Use Scenario: Active HDMI-to-DVI cable or breakout board where HDMI source must drive legacy DVI monitor. IC Role / Device Role / Timing Role: PTN3360BBS,518 provides full TMDS lane translation, HPD handshaking, and DDC communication bridging between 3.3 V source logic and 5 V DVI sink environment. Use Value: Delivers plug-and-play interoperability with guaranteed compliance to both HDMI v1.3a and DVI v1.0 electrical specifications - including voltage swing, skew, and ESD tolerance. |
| Embedded Display Controller | AV Receiver Input Switching |
Use Scenario: Industrial or automotive infotainment head unit with configurable video output supporting HDMI, DVI, and DisplayPort modes. IC Role / Device Role / Timing Role: PTN3360BBS,518 sits between the SoC's multi-mode transmitter and the connector, performing real-time level translation only when HDMI/DVI mode is selected. Use Value: Allows dynamic reconfiguration of output interface without hardware change - simplifies certification across multiple display standards. |
Use Scenario: Home theater AV receiver with multiple HDMI inputs switching to single DVI output for projector connection. IC Role / Device Role / Timing Role: PTN3360BBS,518 translates TMDS signals from any active HDMI input to DVI-compatible output while maintaining HPD status and DDC EDID reads. Use Value: Ensures seamless EDID negotiation and hot-plug detection across mixed-source environments - eliminating black-screen or handshake failures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar HDMI/DVI level shifting applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| PTN3360ABS,518 | Same pinout and function but inverting HPD level shift (vs. non-inverting in PTN3360BBS,518) | Requires inverted HPD logic handling in source-side firmware or external inverter | Select only if system design expects inverted HPD polarity; otherwise PTN3360BBS,518 is preferred for direct compatibility |
| PTN3300AUK,518 | Lower max speed (1.65 Gbit/s), reduced ESD rating (4 kV HBM), no REXT calibration option | Supports only HD (720p/1080i) resolutions; unsuitable for HDMI 1080p60 or UXGA DVI | Use only in cost-sensitive, lower-bandwidth designs where 2.5 Gbit/s and enhanced ESD are not required |
Compared with PTN3360ABS,518 and PTN3300AUK,518, PTN3360BBS,518 delivers higher bandwidth, non-inverting HPD behavior, and superior ESD protection - making it the optimal choice for new HDMI 1.3a/DVI 1.0-compliant designs targeting full HD and beyond.
Availability
PTN3360BBS,518 is available at Aetrix Electronics and suitable for HDMI/DVI interface bridges, multi-standard display controllers, and active adapter modules requiring stable component supply, long-term lifecycle support, and traceable sourcing for industrial and consumer electronics production.
Supply support for PTN3360BBS,518 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and consumer applications, with deep expertise in interface, analog, and mixed-signal ICs.
The PTN3360BBS,518 belongs to NXP's HDMI/DVI level shifter product line, designed specifically to enable multi-mode display source devices - allowing chipsets to share a single high-speed PHY across HDMI, DVI, and DisplayPort standards while minimizing I/O count and power.
FAQ
What is the maximum data rate supported by PTN3360BBS,518?
PTN3360BBS,518 supports up to 2.5 Gbit/s per lane, enabling full compliance with HDMI v1.3a and DVI v1.0 specifications for resolutions including 1080p60 and UXGA. This rate corresponds to a 250 MHz character clock and is validated across temperature (−40 °C to +85 °C) and supply (3.0–3.6 V) ranges per the official NXP datasheet Rev. 02.
Does PTN3360BBS,518 require external termination resistors on its differential inputs?
No. PTN3360BBS,518 integrates 50 Ω DC termination resistors on all four IN_Dx differential input pairs, eliminating the need for external resistors. This simplifies layout, reduces component count, and ensures consistent input impedance matching - critical for maintaining signal integrity in high-speed AC-coupled interfaces.
How does PTN3360BBS,518 handle hot-plug detection (HPD) signal translation?
PTN3360BBS,518 provides non-inverting HPD level shifting from 0–5 V on HPD_SINK (pin 30) to 0–3.3 V on HPD_SOURCE (pin 7), with an integrated 200 kΩ pull-down resistor on HPD_SINK to guarantee LOW when no display is connected. The HPD_SOURCE output follows HPD_SINK state regardless of OE_N or DDC_EN status.
Can PTN3360BBS,518 operate without the external REXT resistor?
Yes. PTN3360BBS,518 can operate with REXT (pin 6) left open, tied to VDD or GND, or connected via a resistor <10 kΩ. However, using the recommended 10 kΩ ±1 % resistor to GND ensures best accuracy for output voltage swing, rise/fall times, and VOL/VOL stability over voltage and temperature - especially critical in high-fidelity video links.
Is PTN3360BBS,518 compatible with both HDMI and DVI sinks simultaneously?
Yes. PTN3360BBS,518's TMDS outputs meet the electrical specifications of both HDMI v1.3a and DVI v1.0, including voltage swing (500 mV typ.), termination (50 Ω to 3.3 V), and timing (rise/fall ≤160 ps). Its DDC and HPD interfaces also support bidirectional communication with either sink type - enabling single-design reuse across HDMI and DVI endpoints.
PTN3360BBS,518 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 48-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Applications:
- Set-Top Boxes, Video Players
- Interface:
- 3-Wire Serial
- Voltage - Supply:
- 3V ~ 3.6V
- Supplier Device Package:
- 48-HVQFN (7x7)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
PTN3360BBS,518 FAQ
1.How can I place an order for PTN3360BBS,518 through Aetrix?
Please submit a Request for Quotation (RFQ) for PTN3360BBS,518 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PTN3360BBS,518 reliable?
The price and inventory of PTN3360BBS,518 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PTN3360BBS,518 is usually 5 days.
3.What payment methods are accepted for PTN3360BBS,518?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PTN3360BBS,518 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PTN3360BBS,518?
PTN3360BBS,518 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PTN3360BBS,518 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PTN3360BBS,518?
For technical support, including PTN3360BBS,518 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PTN3360BBS,518 requirements.
6.How does Aetrix verify that PTN3360BBS,518 is sourced from the original manufacturer or authorized distributors?
All PTN3360BBS,518 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PTN3360BBS,518 meets industry standards.
7.What is the process for return or replacement of PTN3360BBS,518?
All PTN3360BBS,518 units undergo pre-shipment inspection (PSI). If there is an issue with PTN3360BBS,518, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PTN3360BBS,518 part is unused and in its original packaging.
Return procedure for PTN3360BBS,518:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PTN3360BBS,518 Tags

-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments

-
MD0100N8-G
Microchip Technology

-
PCA9548APW,118
NXP Semiconductors

-
PCA9540BDP,118
NXP Semiconductors

-
PCA9548APWR
Texas Instruments

-
PCA9546APW,118
NXP Semiconductors

-
PTN3360DBS,518
NXP Semiconductors

-
PCA9546ABS,118
NXP Semiconductors

-
PCA9518PWR
Texas Instruments

-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
