NXP Semiconductors PTN3381BBS,518
- Part No.:
- PTN3381BBS,518
- Manufacturer:
- NXP Semiconductors
- Category:
- Video Processing
- Package:
- 48-VFQFN Exposed Pad
- Datasheet:
-
PTN3381BBS,518.pdf
- Description:
- IC VIDEO LEVEL SHIFTER 48HVQFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,703
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PTN3381BBS,518 from NXP Semiconductors is a fully integrated HDMI/DVI level shifter IC that converts four lanes of low-swing AC-coupled differential inputs (DisplayPort/PCIe-compliant) to DVI v1.0/HDMI v1.3a–compliant TMDS outputs at up to 1.65 Gbit/s per lane, includes an on-board 5 V regulator, active DDC buffering with rise-time acceleration, and HDMI dongle detection via I²C-bus slave ROM. It enables DisplayPort-to-HDMI/DVI adapter designs with minimal external components.
For engineers reviewing the PTN3381BBS,518 datasheet, PTN3381BBS,518 pinout, PTN3381BBS,518 application, or PTN3381BBS,518 equivalent, key selection considerations include TMDS lane speed (1.65/2.25 Gbit/s), integrated 5 V regulator (75 mA, ±300 mV), back-current-safe sink-side terminals, programmable pre-emphasis (0/3.5/6 dB), and DDC-level-shifting compliance with HDMI DDC v1.3a distance spec (18 m).
Technical Context
The PTN3381BBS,518 implements transparent, non-retiming level translation across three signal domains: (1) four high-speed TMDS lanes with self-biasing 50 Ω AC-coupled inputs and open-drain current-steering outputs; (2) bidirectional DDC channel using active I²C-bus buffer with 3.3 V ↔ 5 V level shifting, rise-time acceleration, and capacitive isolation up to 1400 pF on sink side; (3) HPD level shifter with 200 kΩ integrated pull-down and back-power-safe design. All sink-side interfaces feature back-drive protection.
Its functional architecture includes independent enable controls: OE_N disables TMDS paths only, DDC_EN isolates DDC I/Os, and DDET activates HDMI dongle detection via I²C read response at address 0x81. The integrated 5 V regulator uses CP/CN pins for external charge-pump capacitors and delivers regulated output whenever VDD (3.3 V ±10 %) is valid.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| TMDS Data Rate | 1.65 Gbit/s per lane (165 MHz character clock); up to 2.25 Gbit/s with programmable pre-emphasis |
| Input Compatibility | Low-swing AC-coupled differential signals compliant with DisplayPort v1.1 and PCIe v1.1 electrical specs |
| Output Compliance | DVI v1.0 and HDMI v1.3a TMDS outputs with open-drain current-steering drive into 50 Ω |
| Integrated Regulator | 5 V output, ±300 mV accuracy, 75 mA max load, requires only two external capacitors |
| DDC Performance | I²C-bus operation from 0 Hz to 400 kHz; sink-side bus capacitance support up to 1400 pF (18 m cable) |
| ESD Robustness | 4 kV HBM, 1 kV CDM - suitable for adapter/dongle handling and board-level integration |
| Power Supply | Single 3.3 V ±10 % supply; typical power consumption 100 mW (no load at V5OUT) |
Pinout & Package
HVQFN48 package (7 mm × 7 mm × 0.85 mm), thermally enhanced with exposed center pad requiring PCB thermal vias and solder connection to GND. All 8 VDD pins and 9 GND pins (including exposed pad) must be connected for proper operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN_D1± to IN_D4± (pins 38–48) | Self-biasing differential inputs | AC-coupled low-swing inputs compatible with DisplayPort/PCIe PHY; each pair internally terminated to 50 Ω when OE_N = LOW |
| OUT_D1± to OUT_D4± (pins 13–23) | TMDS differential outputs | HDMI/DVI-compliant open-drain current-steering outputs; phase-aligned with respective inputs; back-current safe when unpowered |
| HPD_SINK (pin 30) / HPD_SOURCE (pin 7) | Hot Plug Detect level shifter | Translates 0–5 V sink-side HPD to 0–3.3 V source-side; includes 200 kΩ pull-down on HPD_SINK for "no display" detection |
| SCL_SOURCE/SDA_SOURCE (pins 9,8) / SCL_SINK/SDA_SINK (pins 28,29) | Active DDC I²C-bus buffer | 3.3 V ↔ 5 V bidirectional level shifting with rise-time acceleration on sink side; enabled by DDC_EN (pin 32) |
| V5OUT (pin 34), CP (pin 36), CN (pin 35) | Integrated 5 V regulator interface | V5OUT supplies DVI/HDMI connector; CP/CN connect to external ceramic capacitors (ESR < 100 mΩ) for regulation stability |
| OE_N (pin 25), DDC_EN (pin 32), DDET (pin 4) | Functional enable controls | OE_N disables TMDS path only; DDC_EN isolates DDC I/Os; DDET enables HDMI dongle detect via I²C slave ROM at address 0x81 |
Key Features
| Feature | Design Value |
|---|---|
| Four-lane TMDS level shifting | Enables DisplayPort source re-use for HDMI/DVI sinks without redesigning PHY I/O; eliminates need for separate TMDS redrivers |
| Integrated 5 V regulator | Removes external DC/DC or LDO in dongles; supports full 75 mA for HDMI connector power; short-circuit and overcurrent protected |
| Active DDC buffer with rise-time acceleration | Extends I²C-bus reach to 18 m on sink side (1400 pF), meeting HDMI DDC v1.3a distance spec while isolating source-side capacitance |
| HDMI dongle detection | Responds to I²C read at slave address 0x81 with fixed byte sequence; enables system-level dongle presence verification without added components |
| Back-current-safe sink interfaces | Prevents backdrive from powered monitor into unpowered PTN3381BBS,518 across TMDS, DDC, and HPD lines - critical for robust adapter field operation |
Applications
| DisplayPort-to-HDMI Adapter | DisplayPort-to-DVI Adapter |
|---|---|
Use Scenario: Converting DisplayPort output from laptop or GPU to HDMI input on TV or monitor using compact USB-C or mini-DP dongle. IC Role / Device Role / Timing Role: Transparent TMDS level shifter and DDC/HPD translator; no retiming or protocol interpretation required. Use Value: Enables single-chip solution with integrated 5 V regulator - reduces BOM count, PCB area, and qualification effort versus discrete regulator + level shifter + buffer approach. | Use Scenario: Driving long DVI cables (>5 m) from DisplayPort source in industrial or commercial AV installations. IC Role / Device Role / Timing Role: High-fidelity TMDS signal conditioner with programmable pre-emphasis (up to 6 dB) and active DDC buffering. Use Value: Extends reliable cable reach beyond standard DVI limits while maintaining HDMI DDC v1.3a compliance via sink-side 1400 pF drive capability. |
| HDMI Dongle Presence Detection | Multi-Standard Display Source |
Use Scenario: System firmware identifying HDMI adapter insertion in DisplayPort-enabled host (e.g., docking station or embedded controller). IC Role / Device Role / Timing Role: I²C-bus slave ROM responding to read command at address 0x81 with fixed identification sequence. Use Value: Eliminates need for dedicated ID resistor or microcontroller polling - enables plug-and-play dongle recognition using existing DDC infrastructure. | Use Scenario: ASIC or SoC with multi-mode I/O supporting DisplayPort, HDMI, and DVI standards using shared physical layer. IC Role / Device Role / Timing Role: Off-die level translation and signal conditioning block enabling flexible PHY reuse across standards. Use Value: Reduces chip I/O pin count and simplifies layout by allowing low-swing DisplayPort outputs to drive HDMI/DVI sinks directly via PTN3381BBS,518. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar HDMI/DVI level shifter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| PTN3361BBS,518 | Lacks integrated 5 V regulator; requires external 5 V supply for HDMI connector; otherwise identical TMDS/DDC/HPD functionality and pinout | Suitable where external 5 V rail already exists; not viable for self-powered dongles | Select PTN3361BBS,518 only if board has dedicated 5 V source and space/power budget allows external regulation |
| SN75DP130RGZT | DisplayPort-to-HDMI redriver with integrated equalization; no DDC/HPD level shifting or 5 V regulator; supports higher data rates (up to 6 Gbit/s) | Targets high-bandwidth DP 1.2 sources driving HDMI 2.0; does not replace full DVI/HDMI adapter functionality | Choose SN75DP130RGZT only for DP 1.2 → HDMI 2.0 conversion with emphasis on signal integrity over protocol translation |
Compared with PTN3361BBS,518, the PTN3381BBS,518 adds self-contained 5 V regulation for dongle autonomy; compared with SN75DP130RGZT, it provides complete DVI/HDMI adapter functionality (DDC, HPD, regulator) at lower bandwidth but broader standard coverage.
Availability
PTN3381BBS,518 is available at Aetrix Electronics and suitable for DisplayPort-to-HDMI adapters, DisplayPort-to-DVI adapters, HDMI dongle detection systems, and multi-standard display source designs requiring stable component supply and long-term production continuity.
Supply support for PTN3381BBS,518 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and consumer applications.
The PTN3381BBS,518 belongs to NXP's display interface product line, engineered specifically for compact, high-integration video adapter and dongle applications requiring seamless DisplayPort-to-HDMI/DVI translation with minimal external components.
FAQ
What is the maximum supported data rate per TMDS lane for PTN3381BBS,518?
The PTN3381BBS,518 supports up to 1.65 Gbit/s per TMDS lane (165 MHz character clock) in default mode. With programmable pre-emphasis enabled via PES1/PES0 pins, it achieves up to 2.25 Gbit/s per lane (225 MHz character clock) to compensate for channel loss in long-cable or high-loss environments. This performance is validated per DVI v1.0 and HDMI v1.3a electrical specifications.
Does PTN3381BBS,518 require external termination resistors on the TMDS input side?
No, the PTN3381BBS,518 integrates 50 Ω self-biasing termination resistors on all four IN_Dx± differential inputs. These terminations are automatically enabled when OE_N is asserted LOW. External AC coupling capacitors are still required per input pair, but no external termination resistors are needed - simplifying layout and reducing BOM count.
How does the integrated 5 V regulator in PTN3381BBS,518 operate, and what external components are required?
The PTN3381BBS,518's onboard 5 V regulator operates from the 3.3 V VDD supply and delivers up to 75 mA with ±300 mV accuracy. It requires only two external ceramic capacitors: one between CP (pin 36) and CN (pin 35), and another from V5OUT (pin 34) to GND. An ESR < 100 mΩ capacitor is recommended and must be placed close to the respective pins for stable regulation.
Can PTN3381BBS,518 be used in both HDMI and DVI dongles, and how does DDET pin configuration differ?
Yes, PTN3381BBS,518 supports both HDMI and DVI dongles. For HDMI dongles, the DDET pin (pin 4) must be tied HIGH to enable I²C-based dongle detection per DisplayPort interoperability guidelines. For DVI dongles, DDET must be tied LOW to disable this function. Leaving DDET floating is prohibited - it must be connected to VDD or GND via direct connection or resistor.
What protection features does PTN3381BBS,518 provide for sink-side interfaces when the device is unpowered?
The PTN3381BBS,518 provides comprehensive back-current protection on all sink-side interfaces: TMDS outputs (OUT_Dx±), DDC I/Os (SCL_SINK/SDA_SINK), and HPD_SINK. When unpowered, these terminals present high impedance and sink negligible leakage current (< 1 µA), preventing backdrive from a powered monitor into the source-side circuitry or power supply - ensuring robust operation in real-world adapter use cases.
PTN3381BBS,518 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 48-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Function:
- Shifter
- Applications:
- Consumer Video
- Standards:
- DVI v1.0, HDMI v1.3a
- Control Interface:
- I2C
- Voltage - Supply:
- 3.0V ~ 3.6V
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 48-HVQFN (7x7)
PTN3381BBS,518 FAQ
1.How can I place an order for PTN3381BBS,518 through Aetrix?
Please submit a Request for Quotation (RFQ) for PTN3381BBS,518 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PTN3381BBS,518 reliable?
The price and inventory of PTN3381BBS,518 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PTN3381BBS,518 is usually 5 days.
3.What payment methods are accepted for PTN3381BBS,518?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PTN3381BBS,518 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PTN3381BBS,518?
PTN3381BBS,518 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PTN3381BBS,518 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PTN3381BBS,518?
For technical support, including PTN3381BBS,518 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PTN3381BBS,518 requirements.
6.How does Aetrix verify that PTN3381BBS,518 is sourced from the original manufacturer or authorized distributors?
All PTN3381BBS,518 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PTN3381BBS,518 meets industry standards.
7.What is the process for return or replacement of PTN3381BBS,518?
All PTN3381BBS,518 units undergo pre-shipment inspection (PSI). If there is an issue with PTN3381BBS,518, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PTN3381BBS,518 part is unused and in its original packaging.
Return procedure for PTN3381BBS,518:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PTN3381BBS,518 Tags

-
HDMI2C1-6C1
STMicroelectronics

-
ADA4430-1YKSZ-R7
Analog Devices Inc.

-
LM1881MX/NOPB
Texas Instruments

-
SN75DP130SSRGZR
Texas Instruments

-
EQCO30T5.2
Microchip Technology
-
LMH1980MM/NOPB
Texas Instruments

-
EQCO30R5.D
Microchip Technology

-
SII9022ACNU
Lattice Semiconductor Corporation

-
SN65DP159RGZR
Texas Instruments

-
SN65DP159RSBR
Texas Instruments

-
SN65DP141RLJR
Texas Instruments

-
LMH0303SQ/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

