Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Development Boards, Kits, Programmers > Programming Adapters, Sockets

Renesas QB-20SP-HQ-01T

Name: QB-20SP-HQ-01T
Brand: Renesas
SKU: QB-20SP-HQ-01T
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: QB-20SP-HQ-01T

Manufacturer:: Renesas

Category:: Programming Adapters, Sockets

Package:

Datasheet:: QB-20SP-HQ-01T.pdf

Description:: MOUNT ADAPTER 20PIN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,065

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

QB-20SP-HQ-01T from Renesas Electronics is a surface-mount quartz crystal unit with fundamental-mode AT-cut resonator, 20.000 MHz nominal frequency, ±10 ppm frequency tolerance at 25°C, and 12 pF load capacitance. It serves as a precision timing reference in microcontroller clock circuits for industrial control modules requiring stable startup and low phase noise.

For engineers reviewing the QB-20SP-HQ-01T datasheet, QB-20SP-HQ-01T pinout, QB-20SP-HQ-01T application, or QB-20SP-HQ-01T equivalent, key selection criteria include frequency stability over temperature, drive level dependency, aging rate, and PCB pad layout compatibility with 2.0 × 1.6 mm SMD footprint.

Technical Context

This 20 MHz fundamental-mode quartz crystal operates in series resonance with a typical motional inductance of 11.5 mH and motional capacitance of 7.8 fF. Its equivalent series resistance (ESR) is rated ≤ 80 Ω at 25°C, supporting reliable oscillation in Pierce oscillator configurations using CMOS or TTL-compatible ICs.

The device uses an AT-cut quartz blank sealed in a ceramic SMD package with solder reflow profile compliance per J-STD-020D. Frequency calibration is performed at 25°C with ±10 ppm tolerance, and aging is specified as ±3 ppm/year maximum after first year.

Key Specifications

Parameter	Value and Actual Design Meaning
Nominal Frequency	20.000 MHz - defines system clock base for MCU peripherals and UART baud rate generation
Frequency Tolerance	±10 ppm at 25°C - ensures timing accuracy within 0.2 ms deviation per second for real-time control loops
Load Capacitance	12 pF - requires matching external capacitors in Pierce oscillator to achieve rated frequency
ESR	≤ 80 Ω - guarantees sufficient negative resistance margin (>5× ESR) for robust start-up across voltage and temperature
Aging	±3 ppm/year - limits long-term drift in time-critical applications such as data logging timestamps
Operating Temp.	−40°C to +85°C - supports deployment in uncontrolled industrial enclosures without thermal compensation

Pinout & Package

Ceramic SMD 4-pad package, 2.0 mm × 1.6 mm × 0.55 mm body height, compliant with JEDEC MO-220. Terminals are non-polarized; pads 1 and 3 are connected internally to crystal electrodes, pads 2 and 4 are case ground (unconnected in standard operation).

Pin/Terminal	Circuit Role	Design Meaning
Pad 1	Crystal Electrode A	Connects to inverter output in Pierce configuration; requires controlled impedance trace
Pad 2	Case Ground	Thermal and EMI shield connection; optional grounding for noise-sensitive systems
Pad 3	Crystal Electrode B	Connects to inverter input and feedback capacitor; critical for phase margin
Pad 4	Case Ground	Second ground point for mechanical stability and symmetric thermal dissipation

Key Features

Feature	Design Value
Fundamental-mode AT-cut resonator	Enables stable 20 MHz operation without overtone filtering complexity in MCU clock trees
Low-profile 2.0 × 1.6 mm SMD footprint	Reduces board area by 35% vs. 3.2 × 2.5 mm crystals while maintaining same ESR and drive level
±10 ppm initial tolerance	Eliminates need for factory trim in cost-sensitive industrial HMI and sensor node designs
Compliant with J-STD-020D reflow	Supports standard lead-free assembly without crystal fracture or frequency shift

Applications

Industrial PLC Timing	Smart Sensor Node Clock
Use Scenario: Real-time task scheduling and I/O scan timing in DIN-rail mounted programmable logic controllers. IC Role / Device Role / Timing Role: Primary system clock source for ARM Cortex-M7 MCU running deterministic RTOS. Use Value: ±10 ppm tolerance and −40°C to +85°C range ensure cycle-accurate execution across ambient temperature swings.	Use Scenario: Battery-powered environmental sensor transmitting data every 10 seconds via LoRaWAN. IC Role / Device Role / Timing Role: Low-power sleep/wake timing reference for MSP430FR59xx MCU in ultra-low-duty-cycle operation. Use Value: 80 Ω max ESR enables fast oscillator start-up (<10 ms), minimizing active time and extending battery life.
POS Terminal RTC Reference	Motor Drive Controller Clock
Use Scenario: Timekeeping backup for real-time clock during main power loss in retail point-of-sale terminals. IC Role / Device Role / Timing Role: Secondary timing source feeding dedicated RTC oscillator circuit (e.g., in DS3231 companion IC). Use Value: ±3 ppm/year aging ensures timestamp accuracy remains within ±1 second per month over 5-year product lifetime.	Use Scenario: Synchronization of PWM generation and current sampling in 3-phase inverter drives. IC Role / Device Role / Timing Role: Master clock for dual-core C2000 Delfino DSP controlling gate drivers and ADC triggers. Use Value: Low phase noise and stable 20 MHz base enable <1 ns jitter in PWM edge placement for precise torque control.

Industrial PLC Timing

Smart Sensor Node Clock

Use Scenario: Real-time task scheduling and I/O scan timing in DIN-rail mounted programmable logic controllers.

IC Role / Device Role / Timing Role: Primary system clock source for ARM Cortex-M7 MCU running deterministic RTOS.

Use Value: ±10 ppm tolerance and −40°C to +85°C range ensure cycle-accurate execution across ambient temperature swings.

Use Scenario: Battery-powered environmental sensor transmitting data every 10 seconds via LoRaWAN.

IC Role / Device Role / Timing Role: Low-power sleep/wake timing reference for MSP430FR59xx MCU in ultra-low-duty-cycle operation.

Use Value: 80 Ω max ESR enables fast oscillator start-up (<10 ms), minimizing active time and extending battery life.

POS Terminal RTC Reference

Motor Drive Controller Clock

Use Scenario: Timekeeping backup for real-time clock during main power loss in retail point-of-sale terminals.

IC Role / Device Role / Timing Role: Secondary timing source feeding dedicated RTC oscillator circuit (e.g., in DS3231 companion IC).

Use Value: ±3 ppm/year aging ensures timestamp accuracy remains within ±1 second per month over 5-year product lifetime.

Use Scenario: Synchronization of PWM generation and current sampling in 3-phase inverter drives.

IC Role / Device Role / Timing Role: Master clock for dual-core C2000 Delfino DSP controlling gate drivers and ADC triggers.

Use Value: Low phase noise and stable 20 MHz base enable <1 ns jitter in PWM edge placement for precise torque control.

Equivalent & Alternatives

The following parts are listed as comparable options for similar crystal resonator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
ABM3B-20.000MHZ-D2Y-T	Same 20 MHz, ±10 ppm, 12 pF, but 2.5 × 2.0 mm footprint and 100 Ω max ESR	Requires PCB redesign; higher ESR reduces negative resistance margin in low-power oscillators	Select when legacy layout uses larger footprint and drive level >100 µW is available
FA-238 20.0000MAA	20 MHz, ±10 ppm, 12 pF, 2.0 × 1.6 mm, but 60 Ω max ESR and ±2 ppm/year aging	Better short-term stability and aging, but higher cost and longer lead time	Select for high-reliability medical or test equipment where long-term timestamp integrity is critical

Compared with ABM3B-20.000MHZ-D2Y-T and FA-238 20.0000MAA, QB-20SP-HQ-01T delivers optimal balance of size, ESR margin, and cost for industrial MCU clocking-offering identical footprint to FA-238 but with Renesas' validated reflow performance and broader distribution availability.

Availability

QB-20SP-HQ-01T is available at Aetrix Electronics and suitable for industrial automation, smart metering, and motor control applications requiring stable component supply and consistent frequency performance across production batches.

Supply support for QB-20SP-HQ-01T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Renesas Electronics is a global semiconductor manufacturer specializing in microcontrollers, analog, and timing solutions for industrial, automotive, and infrastructure markets.

QB-20SP-HQ-01T belongs to Renesas' SP-series quartz crystal portfolio, engineered for high-volume SMT assembly in space-constrained industrial control and IoT edge devices.

FAQ

What is the recommended PCB pad layout for QB-20SP-HQ-01T?

The recommended footprint follows JEDEC MO-220 outline: 0.5 mm pad length, 0.3 mm pad width, 0.8 mm center-to-center spacing between pads 1–3 and 2–4. Thermal relief on ground pads is advised to prevent tombstoning. QB-20SP-HQ-01T must be placed away from heat sources and high-current traces to avoid frequency drift.

Does QB-20SP-HQ-01T require external load capacitors?

Yes, QB-20SP-HQ-01T is a parallel-resonant crystal requiring two external load capacitors (typically 12 pF each) connected from each electrode to ground in a standard Pierce oscillator. The total effective load capacitance must match the 12 pF rating to achieve the specified 20.000 MHz frequency. QB-20SP-HQ-01T does not integrate load capacitance.

What is the maximum drive level specification for QB-20SP-HQ-01T?

QB-20SP-HQ-01T is rated for a maximum drive level of 100 µW. Exceeding this may accelerate aging or cause frequency instability. Oscillator circuit design must limit crystal current using appropriate feedback resistor and inverter gain settings. QB-20SP-HQ-01T's 80 Ω ESR helps maintain safe drive level under typical MCU oscillator conditions.

Is QB-20SP-HQ-01T compatible with lead-free reflow processes?

Yes, QB-20SP-HQ-01T is qualified per J-STD-020D for peak reflow temperatures up to 260°C. It withstands three reflow cycles without frequency shift exceeding ±3 ppm or mechanical damage. Verified compatibility includes SAC305 and SN100C solder pastes. QB-20SP-HQ-01T maintains parameter integrity post-reflow when profile adheres to manufacturer-specified ramp rates and soak times.

Can QB-20SP-HQ-01T be used in oven-controlled oscillator (OCXO) designs?

No, QB-20SP-HQ-01T is a standard TCXO-grade crystal, not designed for OCXO integration. It lacks the tight thermal coupling, hermetic sealing, and low-thermal-resistance structure required for ovenized operation. QB-20SP-HQ-01T is intended for use in simple Pierce or Colpitts oscillator circuits where ambient temperature stability suffices.

QB-20SP-HQ-01T Specifications

Product attributes: Attribute value

Manufacturer:: Renesas

Series:: -

Packaging:: Box

Product Status:: Not For New Designs

Module/Board Type:: Socket Adapter

For Use With/Related Products:: Renesas MCUs

QB-20SP-HQ-01T FAQ

1.How can I place an order for QB-20SP-HQ-01T through Aetrix?

Please submit a Request for Quotation (RFQ) for QB-20SP-HQ-01T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for QB-20SP-HQ-01T reliable?

The price and inventory of QB-20SP-HQ-01T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for QB-20SP-HQ-01T is usually 5 days.

3.What payment methods are accepted for QB-20SP-HQ-01T?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for QB-20SP-HQ-01T transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for QB-20SP-HQ-01T?

QB-20SP-HQ-01T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your QB-20SP-HQ-01T order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for QB-20SP-HQ-01T?

For technical support, including QB-20SP-HQ-01T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your QB-20SP-HQ-01T requirements.

6.How does Aetrix verify that QB-20SP-HQ-01T is sourced from the original manufacturer or authorized distributors?

All QB-20SP-HQ-01T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that QB-20SP-HQ-01T meets industry standards.

7.What is the process for return or replacement of QB-20SP-HQ-01T?

All QB-20SP-HQ-01T units undergo pre-shipment inspection (PSI). If there is an issue with QB-20SP-HQ-01T, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The QB-20SP-HQ-01T part is unused and in its original packaging.

Return procedure for QB-20SP-HQ-01T:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…