Renesas QS3126S1G
- Part No.:
- QS3126S1G
- Manufacturer:
- Renesas
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
QS3126S1G.pdf
- Description:
- IC BUS SWITCH 1 X 1:1 14SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,621
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
QS3126S1G from Renesas Electronics is a high-speed CMOS quadruple bus switch with individual active-high enables, designed for bidirectional signal routing between A and Y buses. It features 5 Ω typical ON resistance at 5 V, zero propagation delay, undershoot clamp diodes on all inputs, and operates across –40°C to +85°C. It is used in voltage translation (5 V ↔ 3.3 V), hot-swapping, and clock gating applications.
For engineers reviewing the QS3126S1G datasheet, QS3126S1G pinout, QS3126S1G application, or QS3126S1G equivalent, key selection criteria include ON-resistance matching, enable timing (tPZL/tPLZ < 6.5 ns), industrial temperature support, SOIC-14 package compatibility, and absence of ground bounce in high-speed digital isolation.
Technical Context
The QS3126S1G implements four independent N-channel FET switches with no inherent body diode to VCC, enabling true bidirectional signal flow without forward voltage drop or reverse conduction. Each channel has a dedicated active-high OE input controlling connection between corresponding A and Y terminals.
It operates with 5 V ±5% supply, supports DC switch voltages from –0.5 V to +7 V, and guarantees logic thresholds of VIL ≤ 0.8 V and VVH ≥ 2 V. The device adds no measurable propagation delay beyond RC time constant (~0.25 ns at 50 pF), making it suitable for timing-critical bus isolation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ON Resistance (RON) | 5 Ω typical at VCC = 5 V, 30 mA - ensures minimal signal attenuation and voltage drop during switching |
| Propagation Delay (tPLH/tPHL) | ≤ 0.25 ns max - contributes negligible timing skew in high-speed data paths |
| Switch Turn-On/Off Delay | tPZL ≤ 6.5 ns, tPLZ ≤ 5.5 ns - enables precise control of bus enable timing |
| Input Leakage Current | ±1 µA max - maintains low standby power and prevents unintended node loading |
| Operating Temperature | –40°C to +85°C - certified for industrial-grade embedded and computing systems |
| Supply Voltage Range | –0.5 V to +7 V - supports robust operation under transient overvoltage conditions |
| Capacitance (Switch OFF) | 7 pF max - minimizes capacitive loading when channels are disabled |
Pinout & Package
QS3126S1G is supplied in a 14-pin Small Outline IC (SOIC) package (package code DCG14), with 1.27 mm pitch, 8.65 mm × 3.91 mm body size, and standard JEDEC MS-012AC footprint.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1OE, 2OE, 3OE, 4OE | Active-high enable inputs | Individually control ON/OFF state of each A↔Y switch pair; drive HIGH to connect |
| 1A–4A, 1Y–4Y | Bidirectional I/O terminals | Pass signals in either direction with <5 Ω RON; no polarity or direction bias required |
| VCC (Pin 10) | Power supply | 5 V ±5% supply input; powers internal logic and switch FETs |
| GND (Pin 8) | Ground reference | Common return path for all signals and supply current |
| NC (Pins 1, 13) | No-connect terminals | Not internally bonded; must remain unconnected per design |
Key Features
| Feature | Design Value |
|---|---|
| Zero propagation delay architecture | Eliminates added timing skew in high-speed data paths; system-level delay determined only by driver/load interaction |
| Undershoot clamp diodes | Protects all control and switch inputs from negative transients down to –3 V (20 ns pulse), improving ESD robustness |
| Enhanced N-channel FET structure | Removes parasitic source-body diode to VCC, enabling true bidirectional signal integrity without forward conduction |
| Low quiescent current | ICCQ ≤ 3 µA - reduces static power in always-on isolation circuits |
| Hot-swap compatible | Supports live insertion/removal due to controlled turn-on/off timing and rail-to-rail voltage tolerance |
Applications
| 5V–3.3V Voltage Translation | Hot-Swappable Peripheral Interface |
|---|---|
Use Scenario: Interfacing legacy 5 V logic with modern 3.3 V microcontrollers or FPGAs in mixed-voltage backplanes. IC Role / Device Role / Timing Role: Bidirectional level-shifting bus switch with no direction control pin required. Use Value: Enables seamless voltage translation without external resistors or direction logic, preserving signal integrity and timing margins. | Use Scenario: Adding/removing USB or PCIe expansion cards while system remains powered. IC Role / Device Role / Timing Role: Isolates hot-plug bus segments using individual OE-controlled switches to prevent supply contention. Use Value: Prevents power-up sequencing faults and ground bounce during insertion, meeting IEEE 1394 and PCI Express hot-swap requirements. |
| Dynamic Clock Gating | Mass Storage Bus Isolation |
Use Scenario: Reducing dynamic power in SoC subsystems by disabling clock distribution to idle IP blocks. IC Role / Device Role / Timing Role: High-speed clock path switch with sub-nanosecond turn-on/off to minimize clock glitch risk. Use Value: Achieves >90% clock-gating efficiency with no added jitter or duty-cycle distortion due to zero-delay architecture. | Use Scenario: Isolating SATA or PATA bus lines between host controller and storage drives to reduce system capacitance. IC Role / Device Role / Timing Role: Capacitance-reduction switch that disconnects unused bus stubs during idle periods. Use Value: Lowers total bus capacitance by up to 7 pF per channel, improving signal rise/fall times and noise margin in high-speed storage interfaces. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bus switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74CBT3126DBR | Same 14-pin SOIC package, 4-channel, active-high enable; RON = 5 Ω typical but rated for 3.3 V/5 V mixed operation | Specified for broader voltage range (0–5.5 V); better suited for dual-supply systems with variable VCC | Select when operating below 4.5 V or requiring tighter RON consistency across voltage range |
| 74LVC1G3157GW | Single-channel, SC-70-6 package; RON = 6 Ω typical; supports 1.65–5.5 V VCC | Not pin-compatible; requires four devices and PCB redesign for quad functionality | Choose only for space-constrained single-switch nodes where density outweighs layout cost |
Compared with SN74CBT3126DBR and 74LVC1G3157GW, the QS3126S1G offers guaranteed industrial temperature operation, lower off-state capacitance (7 pF), and integrated quad-channel layout-making it optimal for fixed 5 V, high-reliability bus isolation where PCB real estate and thermal stability are prioritized.
Availability
QS3126S1G is available at Aetrix Electronics and suitable for industrial control systems, embedded computing platforms, and storage subsystems requiring stable component supply amid end-of-life transitions.
Supply support for QS3126S1G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader delivering microcontrollers, analog, power, and connectivity solutions for automotive, industrial, infrastructure, and IoT applications.
The QS3126S1G belongs to Renesas' QuickSwitch® family of high-speed bus switches, engineered specifically for zero-delay, low-noise signal routing in industrial and computing systems demanding deterministic timing and hot-swap reliability.
FAQ
What is the maximum supply voltage rating for QS3126S1G?
The QS3126S1G supports a maximum supply voltage (VTERM) of +7 V relative to ground, with absolute maximum ratings specifying –0.5 V to +7 V on all terminals except VCC. This allows safe operation under transient overvoltage conditions common in industrial environments. Exceeding these limits may cause permanent damage. The recommended operating VCC remains 5 V ±5%, and the QS3126S1G must not be operated continuously above 7 V.
Does QS3126S1G support bidirectional signal flow between A and Y pins?
Yes, the QS3126S1G supports true bidirectional signal flow between each A and Y pair (e.g., 1A ↔ 1Y). Its enhanced N-channel FET structure eliminates the inherent body diode to VCC, preventing unwanted conduction and enabling symmetrical signal transmission in either direction without external direction control. This behavior is confirmed in the functional block diagram and pin description section of the official datasheet for QS3126S1G.
Is QS3126S1G pin-compatible with standard TTL logic devices?
The QS3126S1G is explicitly stated as pin-compatible with the 74'126 function in its features list. While it is not a TTL device, its 14-pin SOIC layout matches the industry-standard 74-series footprint, allowing direct replacement in existing PCBs designed for 74LS126 or 74HC126-provided voltage and timing requirements are verified. The QS3126S1G retains identical pin numbering and terminal roles (e.g., OE, A, Y) as those legacy parts.
What is the significance of "zero ground bounce" in QS3126S1G?
"Zero ground bounce" means the QS3126S1G's switch architecture avoids injecting transient current spikes into the ground plane during switching transitions-a common issue in conventional logic buffers. This is achieved via low-impedance FET paths and optimized internal layout. For designs using QS3126S1G in high-speed bus isolation, this eliminates noise coupling into sensitive analog sections or clock domains, improving overall system signal integrity without requiring additional decoupling or layout mitigation.
Is QS3126S1G still recommended for new designs?
No-QS3126S1G is marked "NOT RECOMMENDED FOR NEW DESIGNS" and classified as OBSOLETE per the Renesas datasheet revision dated November 30, 2025. An End-of-Life notice (PLC230010) sets the last-time-buy date as July 31, 2024. While Aetrix Electronics maintains limited inventory for legacy support, engineers designing new systems should evaluate alternatives such as SN74CBT3126DBR or consult Renesas for qualified replacements before committing to QS3126S1G.
QS3126S1G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Type:
- Bus Switch
- Circuit:
- 1 x 1:1
- Independent Circuits:
- 4
- Current - Output High, Low:
- -
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 4.75V ~ 5.25V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SOIC
QS3126S1G FAQ
1.How can I place an order for QS3126S1G through Aetrix?
Please submit a Request for Quotation (RFQ) for QS3126S1G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for QS3126S1G reliable?
The price and inventory of QS3126S1G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for QS3126S1G is usually 5 days.
3.What payment methods are accepted for QS3126S1G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for QS3126S1G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for QS3126S1G?
QS3126S1G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your QS3126S1G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for QS3126S1G?
For technical support, including QS3126S1G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your QS3126S1G requirements.
6.How does Aetrix verify that QS3126S1G is sourced from the original manufacturer or authorized distributors?
All QS3126S1G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that QS3126S1G meets industry standards.
7.What is the process for return or replacement of QS3126S1G?
All QS3126S1G units undergo pre-shipment inspection (PSI). If there is an issue with QS3126S1G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The QS3126S1G part is unused and in its original packaging.
Return procedure for QS3126S1G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
QS3126S1G Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

