Renesas QS3VH125QG
- Part No.:
- QS3VH125QG
- Manufacturer:
- Renesas
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 16-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
QS3VH125QG.pdf
- Description:
- IC BUS SWITCH 1 X 4:1 16QSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,534
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
QS3VH125QG from Renesas Electronics (formerly IDT) is a quad, active-low, high-bandwidth bus switch with N-channel FET architecture, 4 Ω typical ON resistance, rail-to-rail 0–5 V switching, and 500 MHz bandwidth. It operates from 2.3 V to 3.6 V VCC, supports hot-swapping in live backplanes, and delivers <250 ps propagation delay in bidirectional data paths.
For engineers reviewing the QS3VH125QG datasheet, QS3VH125QG pinout, QS3VH125QG application, or QS3VH125QG equivalent, key selection criteria include its 5 V-tolerant I/Os in both ON/OFF states, isolation under power-off conditions, LVTTL-compatible control inputs, and flat RON over voltage/temperature - critical for Ethernet LAN switching and analog signal routing.
Technical Context
The QS3VH125QG implements four independent, actively controlled transmission gates using enhancement-mode N-channel MOSFETs without parasitic body diodes to VCC, enabling true 5 V tolerance and zero DC path to supply or ground. Each channel features undershoot clamp diodes on A, Y, and OE pins.
Its control logic is active-low (1OE–4OE), with guaranteed VIH/VIL thresholds across 2.3–3.6 V VCC, and it exhibits near-zero ground bounce due to symmetric bidirectional conduction and absence of internal charge pumps or level shifters.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 2.3 V to 3.6 V - supports dual-supply systems with 2.5 V or 3.3 V logic domains |
| RON (typ) | 4 Ω at VCC = 3 V, VIN = 0 V - enables low-insertion-loss analog/digital signal routing |
| Bandwidth | Up to 500 MHz - suitable for Fast Ethernet (100BASE-TX) and ATM 155 Mbps switching |
| Propagation Delay | <250 ps - negligible timing impact in high-speed bus isolation paths |
| I/O Voltage Tolerance | –0.5 V to +5.5 V - allows safe interfacing with 5 V signals while powered from 3.3 V |
| Off-State Leakage | ±1 μA max - ensures high-impedance isolation during power-down or hot-swap events |
| Operating Temp | –40°C to +85°C - qualified for industrial-grade embedded and telecom infrastructure |
Pinout & Package
QS3VH125QG is packaged in a 16-pin QSOP (QG) with 0.15 inch body width and standard JEDEC MO-137AC footprint. Pin 1 is NC; Pin 2 is VCC; Pins 3–6 and 9–12 are control (1OE–4OE) and data terminals (1A–4A, 1Y–4Y); Pin 16 is GND.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1A–4A | Switch Input/Output | Bidirectional data terminal per channel; 5 V tolerant, 4 pF capacitance when OFF |
| 1Y–4Y | Switch Input/Output | Complementary bidirectional terminal paired with corresponding A pin |
| 1OE–4OE | Active-Low Enable | LVTTL-compatible control input; pulls channel to Hi-Z when HIGH |
| VCC | Power Supply | 2.3–3.6 V core supply; powers internal gate drive but not signal path |
| GND | Ground Reference | Signal and substrate reference for all I/O and control pins |
| NC | No Connect | Pin 1 is unconnected; must be left floating or tied to GND per layout guidelines |
Key Features
| Feature | Design Value |
|---|---|
| N-channel FET switches without parasitic diode to VCC | Enables true 5 V signal handling even when VCC = 0 V - essential for hot-swap isolation |
| Rail-to-rail 0–5 V analog switching | Preserves full dynamic range of sensor, audio, or Ethernet differential signals without clipping |
| Flat RON vs. input voltage | Minimizes harmonic distortion and THD in analog applications such as low-distortion multiplexing |
| Undershoot clamp diodes on all pins | Protects against –3 V transient spikes on A/Y/OE lines without external components |
| Low I/O capacitance (4 pF typ, OFF) | Reduces loading on high-impedance sources and maintains signal integrity up to 500 MHz |
Applications
| Hot-Swappable Backplane Interface | Fast Ethernet LAN Switching |
|---|---|
Use Scenario: Inserting/removing line cards in live telecom or enterprise switches without system reset or data corruption. IC Role / Device Role / Timing Role: Bidirectional bus isolator that disconnects card-side logic from backplane during insertion/removal. Use Value: Prevents supply contention and ground bounce via 5 V-tolerant Hi-Z state and no DC path to VCC/GND. | Use Scenario: Signal routing between PHY and MAC layers in 10/100BASE-TX Ethernet interfaces. IC Role / Device Role / Timing Role: Low-delay, low-capacitance switch enabling clean 100 Mbps packet forwarding without jitter accumulation. Use Value: 250 ps propagation delay and 500 MHz bandwidth preserve signal edge integrity across twisted-pair links. |
| Analog Multiplexer for Sensor Interfaces | Relay Replacement in Industrial Control |
Use Scenario: Multiplexing multiple ±5 V analog sensor outputs (e.g., thermocouples, strain gauges) into a single ADC channel. IC Role / Device Role / Timing Role: Rail-to-rail analog switch with flat RON and low THD, minimizing channel-to-channel gain error. Use Value: 4 Ω RON matching and 4 pF OFF capacitance ensure consistent settling time and SNR across channels. | Use Scenario: Replacing electromechanical relays in PLC I/O modules requiring >1 million operations and fast response. IC Role / Device Role / Timing Role: Solid-state switch providing sub-microsecond turn-on/off with no contact wear or arcing. Use Value: 6.5 ns tPZL and 7 ns tPLZ enable deterministic I/O update timing; 5 V tolerance handles legacy 24 V logic interfaces via level-shifting. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad bus switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74CBT16212DGGR | Higher RON (7 Ω typ), 5 V tolerant, but only rated to 3.6 V VCC; no undershoot clamps | Less robust in hot-swap transients; requires external protection diodes | Prefer QS3VH125QG where ESD/clamp reliability and 5 V signal integrity are critical |
| PI3CH400QE | Same 4 Ω RON, 5 V tolerant, but uses active pull-down on OE; higher ICCQ (5 mA vs 2 mA) | Suitable for lower-power systems where quiescent current matters less than control flexibility | Choose QS3VH125QG for lowest static power and industrial temp stability |
Compared with SN74CBT16212DGGR and PI3CH400QE, the QS3VH125QG offers superior hot-swap resilience via integrated undershoot clamps and zero-VCC isolation, tighter RON matching, and lower ICCQ - making it optimal for industrial Ethernet and sensor multiplexing where signal fidelity and reliability are non-negotiable.
Availability
QS3VH125QG is available at Aetrix Electronics and suitable for hot-swappable backplane interfaces, Fast Ethernet LAN switching, analog sensor multiplexing, and solid-state relay replacement requiring stable component supply across extended temperature and long-lifecycle programs.
Supply support for QS3VH125QG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader delivering microcontrollers, analog, power, and connectivity solutions for automotive, industrial, and IoT applications.
The QS3VH125QG belongs to Renesas' legacy QuickSwitch® bus switch family, designed specifically for high-fidelity, low-latency signal routing in communications infrastructure and industrial control systems requiring 5 V tolerance and hot-swap capability.
FAQ
What is the maximum signal voltage the QS3VH125QG can pass when VCC = 0 V?
The QS3VH125QG supports rail-to-rail switching from 0 V to 5 V regardless of VCC state. When VCC = 0 V, it maintains 5 V tolerance on all A, Y, and OE pins due to its N-channel FET architecture with no parasitic diode to VCC. This allows safe hot-insertion into live 5 V backplanes without risk of latch-up or damage - a core design feature confirmed in the Absolute Maximum Ratings table (VTERM(3) = –0.5 V to +5.5 V).
Does the QS3VH125QG require external clamping diodes for ESD protection?
No. The QS3VH125QG integrates undershoot clamp diodes on all switch (1A–4A, 1Y–4Y) and control (1OE–4OE) inputs, rated for –3 V AC pulses (≤20 ns). These on-die clamps eliminate the need for external TVS or Schottky diodes in most industrial and telecom applications, reducing BOM count and PCB area - a key advantage documented in the Features section and Absolute Maximum Ratings.
What is the typical ON resistance variation across the operating temperature range for QS3VH125QG?
The QS3VH125QG exhibits flat RON characteristics over –40°C to +85°C, with typical values ranging from 4 Ω to 6 Ω depending on VCC and input voltage. At VCC = 3.3 V and VIN = 2.4 V, RON is 5 Ω (typ), and the datasheet explicitly states "Flat RON characteristics over operating range" as a defined feature - critical for maintaining consistent gain and THD in analog multiplexing applications.
Can the QS3VH125QG be used to switch differential signals like USB or LVDS?
No. The QS3VH125QG is a single-ended bus switch optimized for TTL/CMOS logic and analog signals up to 500 MHz, but it lacks matched pair routing, common-mode rejection, or differential impedance control. Its 4 pF OFF capacitance and 4 Ω RON are specified per pin, not per differential pair. For USB or LVDS, dedicated differential switches (e.g., PI3L100 or SN65LVDSx series) are required - the QS3VH125QG datasheet does not claim or characterize differential operation.
Is the QS3VH125QG pin-compatible with other members of the QS3VHxxx family?
Yes. The QS3VH125QG shares identical pinout, package (16-pin QSOP), and functional block diagram with other QS3VHxxx quad switches (e.g., QS3VH16240, QS3VH244), differing only in control logic (active-low OE vs active-high) and channel count. All use the same 1A–4A/1Y–4Y/1OE–4OE assignment and NC/VCC/GND placement - enabling drop-in substitution within the family when logic polarity matches system requirements.
QS3VH125QG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- 3VH
- Package/Case:
- 16-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Type:
- Bus Switch
- Circuit:
- 1 x 4:1
- Independent Circuits:
- 1
- Current - Output High, Low:
- -
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 2.3V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QSOP
QS3VH125QG FAQ
1.How can I place an order for QS3VH125QG through Aetrix?
Please submit a Request for Quotation (RFQ) for QS3VH125QG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for QS3VH125QG reliable?
The price and inventory of QS3VH125QG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for QS3VH125QG is usually 5 days.
3.What payment methods are accepted for QS3VH125QG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for QS3VH125QG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for QS3VH125QG?
QS3VH125QG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your QS3VH125QG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for QS3VH125QG?
For technical support, including QS3VH125QG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your QS3VH125QG requirements.
6.How does Aetrix verify that QS3VH125QG is sourced from the original manufacturer or authorized distributors?
All QS3VH125QG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that QS3VH125QG meets industry standards.
7.What is the process for return or replacement of QS3VH125QG?
All QS3VH125QG units undergo pre-shipment inspection (PSI). If there is an issue with QS3VH125QG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The QS3VH125QG part is unused and in its original packaging.
Return procedure for QS3VH125QG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
QS3VH125QG Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

