Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Signal Switches, Multiplexers, Decoders

Renesas QS3VH126QG

Name: QS3VH126QG
Brand: Renesas
SKU: QS3VH126QG
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: QS3VH126QG

Manufacturer:: Renesas

Category:: Signal Switches, Multiplexers, Decoders

Package:: 16-SSOP (0.154", 3.90mm Width)

Datasheet:: QS3VH126QG.pdf

Description:: IC BUS SWITCH 1 X 4:1 16QSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,611

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

QS3VH126QG from Renesas Electronics (formerly IDT) is a quad, active-high, high-bandwidth analog bus switch with N-channel FET architecture, 4 Ω typical ON resistance, rail-to-rail 0–5 V switching, and 500 MHz bandwidth. It operates from 2.3 V to 3.6 V V_CC, supports hot-swapping and Ethernet LAN switching, and provides isolation under power-off conditions.

For engineers reviewing the QS3VH126QG datasheet, QS3VH126QG pinout, QS3VH126QG application, or QS3VH126QG equivalent, this page delivers verified electrical specs, industrial-temperature (-40°C to +85°C) performance data, package mapping to QSOP-16, and real-world design context for high-speed bidirectional signal routing in live-insertion systems.

Technical Context

The QS3VH126QG implements four independent, LVTTL-compatible, active-high OE-controlled N-channel FET switches with no parasitic diode to V_CC, enabling true 5 V tolerance in both ON and OFF states and eliminating DC paths to V_CC or GND. Its architecture ensures near-zero propagation delay (<250 ps), flat R_ON over voltage range, and excellent channel-to-channel R_ON matching.

Each switch supports bidirectional rail-to-rail analog/digital signal flow with 4 pF typical I/O capacitance (OFF), 120 mA max sink current per pin, and undershoot clamp diodes on all A/Y and OE terminals - critical for hot-swap transients and Ethernet PHY interface integrity.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	2.3 V to 3.6 V - enables direct interfacing with 2.5 V and 3.3 V logic domains without level shifters
R_ON (Typ.)	4 Ω at V_CC = 3.3 V - minimizes insertion loss and distortion in analog and high-speed digital paths
Bandwidth	500 MHz - supports Fast Ethernet (100BASE-TX) and ATM 155 Mbps signal routing without attenuation
Propagation Delay	<250 ps - adds negligible latency in timing-critical backplane or memory bus switching
I/O Voltage Tolerance	0 V to 5.5 V - allows safe 5 V signal pass-through even when V_CC = 0 V (power-off isolation)
Operating Temp	–40°C to +85°C - qualified for industrial-grade embedded communications and network equipment
C_I/O (OFF)	4 pF typical - reduces capacitive loading on source and load nodes, preserving signal edge rate

Pinout & Package

QS3VH126QG is packaged in a 16-pin QSOP (Quarter-Size Outline Package) with 0.65 mm lead pitch, RoHS-compliant and green (lead-free) construction.

Pin/Terminal	Circuit Role	Design Meaning
1A–4A	Switch Input/Output (Bus A)	Bidirectional analog/digital signal terminal; 5 V tolerant, 4 pF capacitance, no DC path to V_CC
1Y–4Y	Switch Input/Output (Bus Y)	Complementary bidirectional terminal paired with corresponding A pin; identical electrical behavior
1OE–4OE	Active-High Output Enable	LVTTL-compatible control input; asserts switch closure when HIGH (≥2.0 V at V_CC ≥2.7 V)
V_CC	Power Supply	2.3–3.6 V supply; powers internal logic only - does not bias switch conduction path
GND	Ground Reference	Return path for control logic; isolated from switch signal path to prevent ground bounce coupling
NC	No Connect	Pins 1 and 16 are unconnected; must remain floating or grounded per layout guidelines

Key Features

Feature	Design Value
N-channel FET with no parasitic diode to V_CC	Enables true power-off isolation and eliminates latch-up risk during hot-swap events
Rail-to-rail 0–5 V analog switching	Supports full-swing video, audio, and Ethernet differential signals without clipping or distortion
4 Ω typical R_ON, flat vs. voltage	Maintains consistent signal integrity across input common-mode range in mixed-voltage systems
Undershoot clamp diodes on all pins	Protects against –3 V transient spikes on A/Y/OE lines during live insertion or ESD events
120 mA max sink current per pin	Handles drive strength of multiple LVTTL outputs or termination currents in parallel-bus configurations

Applications

Hot-Swappable I/O Card Interface	Fast Ethernet (100BASE-TX) LAN Switch
Use Scenario: Inserting/removing PCIe or PMC cards into powered-backplane systems without disrupting host operation. IC Role / Device Role / Timing Role: Bidirectional signal gate between card-edge connector and system bus, controlled by hot-swap controller's enable signals. Use Value: Prevents bus contention and ground bounce during insertion; maintains 5 V signal integrity while V_CC = 0 V on card side.	Use Scenario: Routing MDI/MDI-X pairs between PHY and MAC in managed Ethernet switches. IC Role / Device Role / Timing Role: Low-latency, low-distortion analog switch for 100 Mbps differential signaling paths. Use Value: Delivers <250 ps propagation delay and 500 MHz bandwidth to preserve eye diagram integrity at 100BASE-TX data rates.
Low-Distortion Analog Multiplexer	ATM 25/155 Mbps Signal Routing
Use Scenario: Selecting between multiple sensor inputs (e.g., thermocouple, RTD) in industrial PLC analog input modules. IC Role / Device Role / Timing Role: Rail-to-rail analog switch with matched R_ON across channels for precision gain/offset calibration. Use Value: 4 Ω R_ON and <0.1% R_ON mismatch minimize channel-to-channel gain error in ratiometric measurements.	Use Scenario: Dynamic reconfiguration of SONET/SDH framer interfaces in telecom access equipment. IC Role / Device Role / Timing Role: High-speed digital bus switch enabling non-blocking 155 Mbps ATM cell routing between line cards. Use Value: 5 V tolerance and 500 MHz bandwidth support OC-3 (155 Mbps) NRZ data without equalization or retiming.

Hot-Swappable I/O Card Interface

Fast Ethernet (100BASE-TX) LAN Switch

Use Scenario: Inserting/removing PCIe or PMC cards into powered-backplane systems without disrupting host operation.

IC Role / Device Role / Timing Role: Bidirectional signal gate between card-edge connector and system bus, controlled by hot-swap controller's enable signals.

Use Value: Prevents bus contention and ground bounce during insertion; maintains 5 V signal integrity while V_CC = 0 V on card side.

Use Scenario: Routing MDI/MDI-X pairs between PHY and MAC in managed Ethernet switches.

IC Role / Device Role / Timing Role: Low-latency, low-distortion analog switch for 100 Mbps differential signaling paths.

Use Value: Delivers <250 ps propagation delay and 500 MHz bandwidth to preserve eye diagram integrity at 100BASE-TX data rates.

Low-Distortion Analog Multiplexer

ATM 25/155 Mbps Signal Routing

Use Scenario: Selecting between multiple sensor inputs (e.g., thermocouple, RTD) in industrial PLC analog input modules.

IC Role / Device Role / Timing Role: Rail-to-rail analog switch with matched R_ON across channels for precision gain/offset calibration.

Use Value: 4 Ω R_ON and <0.1% R_ON mismatch minimize channel-to-channel gain error in ratiometric measurements.

Use Scenario: Dynamic reconfiguration of SONET/SDH framer interfaces in telecom access equipment.

IC Role / Device Role / Timing Role: High-speed digital bus switch enabling non-blocking 155 Mbps ATM cell routing between line cards.

Use Value: 5 V tolerance and 500 MHz bandwidth support OC-3 (155 Mbps) NRZ data without equalization or retiming.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad analog switch applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74CBT16212DGGR	16-bit, 3.3 V only, 5 V tolerant, 6 Ω R_ON, SOIC-48 package	Higher channel count but larger footprint; lacks individual OE per channel	Preferred when consolidating multiple QS3VH126QG functions onto one device and board space permits SOIC-48
74LVC1G3157GW,125	Single-pole double-throw, 1.65–5.5 V, 10 Ω R_ON, SC-70-6 package	Lower integration density; requires four units to match QS3VH126QG channel count	Selected for ultra-low-power, space-constrained designs where per-channel flexibility outweighs quad integration

Compared with SN74CBT16212DGGR and 74LVC1G3157GW,125, the QS3VH126QG uniquely combines per-channel active-high OE control, 4 Ω R_ON, and QSOP-16 compactness - making it optimal for industrial hot-swap and Ethernet PHY interface applications requiring discrete, low-latency switching per signal pair.

Availability

QS3VH126QG is available at Aetrix Electronics and suitable for hot-swappable I/O card interfaces, Fast Ethernet LAN switches, and low-distortion analog multiplexers requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for QS3VH126QG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Renesas Electronics Corporation is a global semiconductor leader delivering microcontrollers, analog, power, and connectivity solutions for automotive, industrial, and infrastructure markets.

The QS3VH126QG belongs to Renesas' legacy IDT QuickSwitch® analog switch family, engineered specifically for high-bandwidth, low-distortion, hot-plug-capable signal routing in communications and industrial control systems.

FAQ

What is the maximum signal voltage the QS3VH126QG can pass when V_CC = 0 V?

The QS3VH126QG supports 0 V to 5.5 V DC signal voltage on A and Y pins regardless of V_CC state. When V_CC = 0 V, the switches remain in high-impedance OFF state with ±1 μA off-state leakage, enabling true 5 V signal pass-through and isolation - a key requirement for hot-swap safety in the QS3VH126QG design.

Does the QS3VH126QG require external pull-up or pull-down resistors on its OE pins?

No. The QS3VH126QG OE inputs are LVTTL-compatible with guaranteed VIH ≥ 2.0 V (at V_CC ≥ 2.7 V) and VIL ≤ 0.8 V, allowing direct connection to FPGA GPIO or microcontroller outputs without external biasing. Internal clamping diodes further protect against undershoot, eliminating need for external resistors in standard QS3VH126QG implementations.

How does the QS3VH126QG achieve rail-to-rail switching from 0 V to 5 V?

The QS3VH126QG uses N-channel FETs with no parasitic diode to V_CC, decoupling the switch conduction path from the V_CC rail. This architecture allows signals from 0 V to 5.5 V to pass unclipped in both directions, independent of V_CC level - a defining feature confirmed in the QS3VH126QG functional description and absolute maximum ratings.

What is the thermal performance of the QS3VH126QG in continuous operation?

The QS3VH126QG is characterized for continuous operation from –40°C to +85°C ambient. With typical R_ON = 4 Ω and max 120 mA per pin, worst-case power dissipation per switch is <10 mW - well within the QSOP-16 package's thermal limits. No derating is required across the full industrial temperature range per the QS3VH126QG datasheet specifications.

Can the QS3VH126QG be used in AC-coupled high-speed serial links?

Yes. With 4 pF typical OFF-state I/O capacitance, 500 MHz bandwidth, and sub-250 ps propagation delay, the QS3VH126QG preserves signal integrity in AC-coupled 100BASE-TX and ATM 155 Mbps links. Its flat R_ON vs. voltage and rail-to-rail capability ensure minimal rise-time degradation - validated in QS3VH126QG application diagrams for Ethernet PHY switching.

QS3VH126QG Specifications

Product attributes: Attribute value

Manufacturer:: Renesas

Series:: 3VH

Package/Case:: 16-SSOP (0.154", 3.90mm Width)

Packaging:: Tube

Product Status:: Active

Type:: Bus Switch

Circuit:: 1 x 4:1

Independent Circuits:: 1

Current - Output High, Low:: -

Voltage Supply Source:: Single Supply

Voltage - Supply:: 2.3V ~ 3.6V

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 16-QSOP

QS3VH126QG FAQ

1.How can I place an order for QS3VH126QG through Aetrix?

Please submit a Request for Quotation (RFQ) for QS3VH126QG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for QS3VH126QG reliable?

The price and inventory of QS3VH126QG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for QS3VH126QG is usually 5 days.

3.What payment methods are accepted for QS3VH126QG?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for QS3VH126QG transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for QS3VH126QG?

QS3VH126QG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your QS3VH126QG order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for QS3VH126QG?

For technical support, including QS3VH126QG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your QS3VH126QG requirements.

6.How does Aetrix verify that QS3VH126QG is sourced from the original manufacturer or authorized distributors?

All QS3VH126QG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that QS3VH126QG meets industry standards.

7.What is the process for return or replacement of QS3VH126QG?

All QS3VH126QG units undergo pre-shipment inspection (PSI). If there is an issue with QS3VH126QG, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The QS3VH126QG part is unused and in its original packaging.

Return procedure for QS3VH126QG:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…