Renesas R4F2113DFT#U0
- Part No.:
- R4F2113DFT#U0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-TQFP
- Datasheet:
-
R4F2113DFT#U0.pdf
- Description:
- 16-BIT GENERAL MCU
- Quantity:
- Payment:

- Shipping:

Inventory:1,377
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R4F2113DFT#U0 from Renesas Electronics is a 16-bit single-chip microcontroller in the H8S/2113 Group, featuring an H8S/2000-series CPU core, 128 KB on-chip flash memory, 8 KB RAM, and integrated peripherals including TPU, SCI, WDT, and LVD circuits. It operates at up to 25 MHz, supports 3.3 V or 5 V supply, and targets industrial control and embedded instrumentation applications requiring deterministic real-time response.
For engineers reviewing the R4F2113DFT#U0 datasheet, R4F2113DFT#U0 pinout, R4F2113DFT#U0 application, or R4F2113DFT#U0 equivalent, key selection criteria include its 100-pin LQFP package, dual low-voltage detection (LVD0/LVD1), 16-bit timer pulse unit with PWM output capability, and support for both single-chip and expanded bus modes.
Technical Context
The R4F2113DFT#U0 implements the H8S/2000 CPU architecture with 32-bit internal data paths and 24-bit addressing, enabling access to up to 16 MB of address space. It integrates a Clock Pulse Generator (CPG) supporting multiple clock sources (main oscillator, sub-oscillator, PLL), and a Bus State Controller (BSC) for external memory interface timing control.
Its interrupt system includes 128 vector entries, priority-based nesting, and dedicated registers for IRQ sense control, wake-up event masking, and keyboard matrix interrupt handling. The TPU provides six independent 16-bit channels with input capture, output compare, and PWM generation functions, each configurable via dedicated SFRs such as CMCSR and CMCOR.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | H8S/2000 16-bit CISC core with 32-bit ALU and 24-bit address bus |
| Max Operating Frequency | 25 MHz - determines real-time instruction throughput and peripheral timing resolution |
| On-Chip Memory | 128 KB Flash (program), 8 KB RAM (data) - enables standalone operation without external code storage |
| Supply Voltage | 3.0 V to 5.5 V - supports mixed-voltage system integration and legacy 5 V designs |
| Operating Temperature | −40 °C to +85 °C - qualified for industrial ambient environments |
| Package | 100-pin LQFP (14 mm × 14 mm, 0.5 mm pitch) - standard surface-mount footprint compatible with automated assembly |
| LVD Channels | Dual independent LVD0/LVD1 circuits with programmable threshold and interrupt capability - enables tiered brown-out protection |
Pinout & Package
The R4F2113DFT#U0 is housed in a 100-pin LQFP package with exposed thermal pad, compliant with JEDEC MO-220. Pin assignments support single-chip mode (internal ROM execution), expanded bus mode (external memory interface), and multiple I/O configurations via mode control registers.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Dedicated pins per power domain; decoupling required within 10 mm for stable 25 MHz operation |
| XTAL, EXTAL | Main system oscillator inputs | Supports 1–20 MHz crystal or external clock; required for CPG initialization and PLL lock |
| RESET | Active-low reset input | Asynchronous edge-triggered; must be held low ≥1024 cycles after power stabilization before release |
| IRQ0–IRQ7 | External interrupt request inputs | Configurable as level- or edge-sensitive via ISCR registers; support wake-up from stop mode |
| TPU0–TPU5 | Timer pulse unit I/O channels | Each supports input capture, output compare, or PWM output with dead-time insertion capability |
| SCI0_TXD / SCI0_RXD | UART serial interface signals | Full-duplex asynchronous communication at up to 2 Mbps with programmable baud rate generator |
Key Features
| Feature | Design Value |
|---|---|
| Dual Low-Voltage Detection (LVD) | Independent LVD0 (2.7 V/2.9 V/3.1 V selectable) and LVD1 (4.2 V/4.4 V/4.6 V selectable) with interrupt and reset outputs |
| 16-Bit Timer Pulse Unit (TPU) | Six-channel unit with complementary PWM output, phase-shift control, and noise filter for motor control timing accuracy |
| Flexible Clock Generation | CPG supports main oscillator, sub-oscillator, and PLL (×1 to ×4) with automatic failover and clock monitor function |
| Expanded Bus Interface | 8/16-bit data bus, 20-bit address bus, and programmable wait-state control for SRAM, EPROM, or peripheral ASIC interfacing |
| Interrupt Architecture | 128-vector priority encoder with maskable IRQ lines, wake-up event detection, and keyboard matrix scan support |
Applications
| Industrial PLC I/O Module | Factory Automation Sensor Hub |
|---|---|
Use Scenario: Standalone I/O expansion module in distributed control systems with analog/digital input conditioning and relay drive outputs. IC Role / Device Role / Timing Role: Central controller executing cyclic scan logic, managing TPU-driven PWM for valve actuation, and handling SCI-based Modbus RTU communication. Use Value: On-chip 128 KB flash eliminates external boot ROM; dual LVD ensures safe shutdown during line voltage sags without firmware corruption. | Use Scenario: Multi-sensor aggregation node collecting temperature, pressure, and flow data from analog and digital transducers in production lines. IC Role / Device Role / Timing Role: Real-time data acquisition controller using TPU input capture for pulse-based flow metering and SCI for upstream data forwarding. Use Value: 25 MHz CPU and dedicated hardware timers enable sub-millisecond sampling intervals and jitter-free timestamping of sensor events. |
| Embedded Test Equipment Front-End | Legacy Industrial Communication Gateway |
Use Scenario: Portable calibration tool with LCD interface, keypad input, and precision DAC/ADC control for field instrument verification. IC Role / Device Role / Timing Role: Host processor managing human interface via GPIO matrix, driving display via parallel bus, and synchronizing measurement sequences with TPU-generated triggers. Use Value: 100-pin LQFP provides sufficient I/O for direct LCD/DAC/ADC interface without glue logic; 8 KB RAM supports local data buffering and waveform storage. | Use Scenario: Protocol translator bridging RS-485 Modbus devices to CANopen networks in retrofit machinery installations. IC Role / Device Role / Timing Role: Dual-interface bridge controller running SCI-based Modbus slave stack and external CAN controller via expanded bus interface. Use Value: Expanded bus mode enables seamless connection to discrete CAN transceivers and buffer memories; 3.3 V/5 V tolerance simplifies level-shifting design. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R4F2112DFT#U0 | Same H8S/2113 Group, but with 64 KB flash and 4 KB RAM - reduced memory capacity and peripheral set | Suitable for cost-sensitive applications with simpler firmware and fewer concurrent tasks | Select when memory footprint is under 48 KB and no dual-LVD or full TPU channel count is required |
| R4F2114DFT#U0 | Pin-compatible upgrade with 256 KB flash, 16 KB RAM, and identical peripheral complement | Enables larger firmware images, more complex state machines, and extended data logging buffers | Choose for future-proofing or when firmware growth exceeds 128 KB or RAM usage exceeds 8 KB |
Compared with R4F2112DFT#U0 and R4F2114DFT#U0, the R4F2113DFT#U0 offers balanced memory (128 KB/8 KB), full peripheral feature set, and industrial temperature grade - making it the optimal choice for mid-complexity embedded controllers where cost and capability require precise alignment.
Availability
R4F2113DFT#U0 is available at Aetrix Electronics and suitable for industrial PLC I/O modules, factory automation sensor hubs, embedded test equipment front-ends, and legacy industrial communication gateways requiring stable component supply across multi-year production cycles.
Supply support for R4F2113DFT#U0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor manufacturer headquartered in Japan, specializing in microcontrollers, analog and power devices, and SoC solutions for automotive, industrial, and infrastructure markets.
The H8S/2113 Group, including the R4F2113DFT#U0, was designed for deterministic real-time control in industrial automation, test equipment, and embedded instrumentation - emphasizing robustness, long-term availability, and hardware-assisted timing precision.
FAQ
What is the maximum operating frequency of the R4F2113DFT#U0?
The R4F2113DFT#U0 operates at a maximum frequency of 25 MHz when powered at 3.0–5.5 V with the PLL enabled and a stable 1–20 MHz crystal connected to XTAL/EXTAL. This frequency defines the instruction cycle time (40 ns), TPU timing resolution, and SCI baud rate upper limit. The R4F2113DFT#U0 maintains full peripheral functionality-including all six TPU channels and dual LVD-across this entire speed range.
Does the R4F2113DFT#U0 support external memory expansion?
Yes, the R4F2113DFT#U0 supports external memory expansion via its expanded bus interface, configurable for 8-bit or 16-bit data width and up to 20-bit addressing (1 MB space). Control signals include AS, WR, RD, and CS, with programmable wait-state insertion through the BSC module. This capability allows direct connection to SRAM, EPROM, or peripheral ASICs without external glue logic, and is fully documented in Section 3.3 and Section 1.4.2 of the R4F2113DFT#U0 hardware manual.
How many independent low-voltage detection circuits does the R4F2113DFT#U0 integrate?
The R4F2113DFT#U0 integrates two independent low-voltage detection (LVD) circuits: LVD0 and LVD1. LVD0 monitors VCC against thresholds of 2.7 V, 2.9 V, or 3.1 V; LVD1 monitors against 4.2 V, 4.4 V, or 4.6 V. Each circuit can generate interrupts or reset signals independently, enabling tiered brown-out response-for example, LVD0 triggering graceful firmware shutdown while LVD1 initiates immediate reset during severe undervoltage. This dual-circuit architecture is confirmed in Sections 5.1 and 5.2 of the R4F2113DFT#U0 User's Manual.
What peripheral modules are included in the R4F2113DFT#U0?
The R4F2113DFT#U0 includes a 16-bit Timer Pulse Unit (TPU) with six channels, Serial Communication Interface (SCI) supporting UART protocols, Watchdog Timer (WDT), Clock Pulse Generator (CPG), Bus State Controller (BSC), Interrupt Controller (INT), and Low-Voltage Detection (LVD) circuits. It also features general-purpose I/O ports, A/D converter (in related variants), and system control registers for mode selection and reset management. All peripherals are accessible via memory-mapped SFRs and detailed in Chapters 1–7 of the R4F2113DFT#U0 hardware manual.
Is the R4F2113DFT#U0 pin-compatible with other H8S/2113 Group members?
Yes, the R4F2113DFT#U0 is pin-compatible with other 100-pin LQFP variants in the H8S/2113 Group, including R4F2112DFT#U0 and R4F2114DFT#U0. All share identical pin assignments, electrical characteristics, and mechanical footprint-enabling drop-in replacement within the same package variant. Differences lie solely in on-chip memory size (64 KB/128 KB/256 KB flash) and RAM capacity (4 KB/8 KB/16 KB), as specified in Section 1.2 "List of Products" of the R4F2113DFT#U0 User's Manual.
R4F2113DFT#U0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-TQFP
- Series:
- H8® H8S/2100
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- H8S/2000
- Core Size:
- 16-Bit
- Speed:
- 20MHz
- Connectivity:
- FIFO, I2C, LPC, SCI, SSU, UART/USART
- Peripherals:
- LVD, POR, PWM, TPU, WDT
- Number of I/O:
- 114
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 12K x 8
- Voltage - Supply (Vcc/Vdd):
- 3V ~ 3.6V
- Data Converters:
- A/D 12x10b SAR
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R4F2113DFT#U0 FAQ
1.How can I place an order for R4F2113DFT#U0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R4F2113DFT#U0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R4F2113DFT#U0 reliable?
The price and inventory of R4F2113DFT#U0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R4F2113DFT#U0 is usually 5 days.
3.What payment methods are accepted for R4F2113DFT#U0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R4F2113DFT#U0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R4F2113DFT#U0?
R4F2113DFT#U0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R4F2113DFT#U0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R4F2113DFT#U0?
For technical support, including R4F2113DFT#U0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R4F2113DFT#U0 requirements.
6.How does Aetrix verify that R4F2113DFT#U0 is sourced from the original manufacturer or authorized distributors?
All R4F2113DFT#U0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R4F2113DFT#U0 meets industry standards.
7.What is the process for return or replacement of R4F2113DFT#U0?
All R4F2113DFT#U0 units undergo pre-shipment inspection (PSI). If there is an issue with R4F2113DFT#U0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R4F2113DFT#U0 part is unused and in its original packaging.
Return procedure for R4F2113DFT#U0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R4F2113DFT#U0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

