Renesas R4F2113NBG#U0
- Part No.:
- R4F2113NBG#U0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 176-LFBGA
- Datasheet:
-
R4F2113NBG#U0.pdf
- Description:
- IC MCU 16BIT 128KB FLSH 176LFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:3,926
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R4F2113NBG#U0 from Renesas Electronics is a 16-bit single-chip microcontroller in the H8S/2113 Group, featuring an H8S/2000-series CPU core, 128 KB on-chip flash memory, 8 KB RAM, and integrated peripherals including TPU (16-bit timer pulse unit), SCI (serial communication interface), WDT (watchdog timer), and LVD (low-voltage detection). It operates at up to 25 MHz and supports industrial control applications requiring deterministic real-time response and embedded I/O management.
For engineers reviewing the R4F2113NBG#U0 datasheet, R4F2113NBG#U0 pinout, R4F2113NBG#U0 application, or R4F2113NBG#U0 equivalent, key selection criteria include its 100-pin LQFP package, 3.3 V operation, 16-bit data bus width, interrupt controller with 128 vector entries, and support for both single-chip and expanded bus modes - critical for legacy industrial equipment upgrades and motor control firmware consolidation.
Technical Context
The R4F2113NBG#U0 implements the H8S/2000 CPU architecture with 32-bit internal data paths, 24-bit address space, and instruction set compatibility across the H8S/2100 Series. It integrates a clock pulse generator (CPG) supporting external crystal, ceramic resonator, or external clock input, and includes dual low-voltage detection circuits (LVD0/LVD1) with independent trip-point configuration and reset/interrupt output options.
Peripheral subsystems include a 16-bit TPU with 8 channels supporting PWM, input capture, and output compare; two full-duplex SCIs with baud rate generators and framing error detection; and a watchdog timer with windowed operation mode. Memory protection is enforced via a 4-region memory management unit (MMU) with write-protection capability for flash and RAM segments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | H8S/2000 16-bit CISC core with 32-bit ALU and 24-bit addressing |
| Max Clock Frequency | 25 MHz - enables deterministic 40 ns instruction cycle time for real-time loop execution |
| Flash Memory | 128 KB on-chip flash with 1K-byte block erase and 128-bit programming width |
| RAM | 8 KB on-chip SRAM, configurable as general-purpose or stack/data buffer |
| Supply Voltage | 3.3 V ±0.3 V - compatible with standard industrial logic interfaces and LDO-regulated systems |
| Operating Temperature | −40°C to +85°C - qualified for extended industrial ambient conditions |
| Interrupt Sources | 128-vector interrupt controller supporting priority encoding and nested interrupts |
Pinout & Package
The R4F2113NBG#U0 is housed in a 100-pin LQFP (14 mm × 14 mm, 0.5 mm pitch) package with exposed thermal pad, compliant with JEDEC MO-152AC. Pin assignments support multiplexed I/O, dedicated reset and clock inputs, and configurable bus interface signals for single-chip or expanded memory mode operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Dual 3.3 V supply domains: VCC for I/O and core, VSS for analog reference and digital return |
| RESET | Active-low reset input | Asynchronous reset assertion clears CPU registers and initializes peripheral modules to known states |
| CLK, EXTAL | External clock input pair | Accepts crystal (1–20 MHz), ceramic resonator, or CMOS-level clock source for system timing |
| PORTx (P0–P9) | Multiplexed general-purpose I/O | Each port supports direction control, pull-up enable, and peripheral function overlay (e.g., TPU0–TPU7, SCI0/SCI1) |
| AS, DS, RD, WR | Expanded bus control signals | Enable external memory mapping in expanded mode; AS asserts address strobe, DS enables data strobe |
Key Features
| Feature | Design Value |
|---|---|
| On-chip debug interface | Supports background debugger (BDM) via dedicated pins - enables non-intrusive real-time trace and breakpoint without JTAG overhead |
| Low-voltage detection | Dual independent LVD circuits (LVD0/LVD1) with programmable thresholds (2.7 V / 3.0 V / 3.3 V) and selectable reset or interrupt output |
| Timer pulse unit (TPU) | Eight 16-bit channels with complementary PWM output, dead-time insertion, and synchronous reload - suitable for 3-phase motor gate drive |
| Serial interface | Two independent SCI modules supporting asynchronous UART mode, LIN 2.0 physical layer, and automatic baud-rate detection |
| Memory protection | Four-region MMU with write-protection bits per region - prevents accidental overwrites of boot code or parameter tables in flash/RAM |
Applications
| Industrial PLC I/O Module | Brushless DC Motor Controller |
|---|---|
Use Scenario: Standalone distributed I/O node in modular PLC rack with analog/digital signal conditioning and fieldbus interface. IC Role / Device Role / Timing Role: Central MCU managing sensor acquisition, PID loop execution, and Modbus RTU communication over RS-485. Use Value: Integrated TPU generates precise PWM for valve drivers; dual SCI supports master/slave Modbus roles without external transceivers. | Use Scenario: Closed-loop commutation control for HVAC blower or pump using hall-effect or encoder feedback. IC Role / Device Role / Timing Role: Real-time motor phase timing controller with synchronized PWM generation and current-sense ADC triggering. Use Value: TPU's dead-time insertion and complementary output mode directly drive 6-channel gate drivers; LVD ensures safe shutdown during brownout. |
| Energy Meter Communication Hub | Factory Automation Safety Monitor |
Use Scenario: Sub-metering gateway aggregating pulse outputs from mechanical meters and transmitting via GPRS or NB-IoT. IC Role / Device Role / Timing Role: Low-power host processor handling pulse counting, time-stamping, and serial-to-cellular protocol translation. Use Value: 128 KB flash stores firmware and encrypted firmware update images; WDT with window mode prevents silent hang during cellular handshakes. | Use Scenario: Dual-channel safety relay monitor verifying redundant emergency stop inputs and controlling SIL-2-rated outputs. IC Role / Device Role / Timing Role: Deterministic watchdog supervisor with independent LVD monitoring and fail-safe GPIO latching. Use Value: Dual LVD circuits detect separate power rails; memory protection prevents corruption of safety-critical state variables in RAM. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit industrial microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R4F2113NBP#U0 | Same die, 100-pin PQFP package (0.65 mm pitch) instead of LQFP - different PCB footprint and thermal profile | Preferred where legacy board layouts use wider-pitch footprints or require higher thermal mass | Select R4F2113NBP#U0 only when reusing existing PQFP-compatible PCBs; not drop-in compatible with R4F2113NBG#U0 |
| R5F21138NDSP | Successor in H8SX/2100 Series with enhanced 32-bit CPU, 256 KB flash, and CAN 2.0B interface - no pin compatibility | Suitable for new designs requiring CAN bus integration or higher computational throughput | R5F21138NDSP requires full hardware and software redesign; not a replacement but a migration path |
Compared with R4F2113NBG#U0, R4F2113NBP#U0 offers identical functionality in a mechanically incompatible package, while R5F21138NDSP delivers architectural upgrades at the cost of full redesign - making R4F2113NBG#U0 optimal for cost-sensitive, footprint-constrained industrial control upgrades where CAN is unnecessary.
Availability
R4F2113NBG#U0 is available at Aetrix Electronics and suitable for industrial PLC I/O modules, brushless DC motor controllers, energy meter communication hubs, and factory automation safety monitors requiring stable component supply and long-term lifecycle support.
Supply support for R4F2113NBG#U0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a Japanese semiconductor manufacturer specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and infrastructure markets.
The H8S/2113 Group, including R4F2113NBG#U0, was designed for deterministic real-time control in cost-sensitive industrial equipment - emphasizing robust peripheral integration, flash endurance, and wide-temperature reliability without requiring external memory or complex toolchains.
FAQ
What is the maximum operating frequency of the R4F2113NBG#U0?
The R4F2113NBG#U0 supports a maximum system clock frequency of 25 MHz when using an external crystal or clock source. This frequency is achieved via the on-chip clock pulse generator (CPG), which allows division and multiplication of input clocks. At 25 MHz, the R4F2113NBG#U0 delivers a 40 ns instruction cycle time for critical real-time tasks. The actual achievable frequency depends on supply voltage stability and ambient temperature, with full specification guaranteed across −40°C to +85°C.
Does the R4F2113NBG#U0 include on-chip debug capability?
Yes, the R4F2113NBG#U0 includes a dedicated on-chip background debugger (BDM) interface accessible via pins BKGD and RESET. This enables non-intrusive real-time debugging, including breakpoints, memory inspection, and register tracing without requiring JTAG hardware. The BDM interface is fully supported by Renesas' E10A-USB and E20 debug probes, and the R4F2113NBG#U0's debug ROM contains bootloader and communication firmware to simplify firmware updates in the field.
What peripheral modules are integrated into the R4F2113NBG#U0?
The R4F2113NBG#U0 integrates a 16-bit timer pulse unit (TPU) with eight channels, two serial communication interfaces (SCI0 and SCI1), a watchdog timer (WDT) with window mode, dual low-voltage detection (LVD0/LVD1) circuits, an 8-channel 10-bit ADC (in some variants - not present in R4F2113NBG#U0 per H8S/2113 Group documentation), and a bus controller (BSC) for expanded memory access. Notably, the R4F2113NBG#U0 does not include an on-chip ADC; external conversion must be handled via GPIO or SCI-connected sensors.
Is the R4F2113NBG#U0 pin-compatible with other H8S/2113 family members?
The R4F2113NBG#U0 shares the same 100-pin LQFP package and pin assignment with other members of the H8S/2113 Group that specify the 'NBG' suffix, such as R4F2113NBD#U0 (64 KB flash variant). However, it is not pin-compatible with PQFP-packaged variants like R4F2113NBP#U0 due to differing pitch and pad layout. Functional pin mapping is consistent across the NBG series, but users must verify memory size, peripheral enable bits, and fuse settings in software when substituting within the same package family.
What is the flash memory endurance and data retention specification for the R4F2113NBG#U0?
The R4F2113NBG#U0 features 128 KB of on-chip flash memory rated for 10,000 write/erase cycles per block and 20-year data retention at +85°C. Each 1 KB block can be erased independently, and programming occurs in 128-bit words. The flash controller includes built-in error detection (ECC on read) and write-protection registers to prevent accidental modification of boot code. These specifications are validated per Renesas' H8S/2113 Group qualification standards and apply under recommended operating conditions (3.3 V, −40°C to +85°C).
R4F2113NBG#U0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 176-LFBGA
- Series:
- H8® H8S/2100
- Packaging:
- Tray
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Core Processor:
- H8S/2000
- Core Size:
- 16-Bit
- Speed:
- 20MHz
- Connectivity:
- I2C, LPC, SCI
- Peripherals:
- POR, PWM, WDT
- Number of I/O:
- 130
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 12K x 8
- Voltage - Supply (Vcc/Vdd):
- 3V ~ 3.6V
- Data Converters:
- A/D 12x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -20°C ~ 75°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R4F2113NBG#U0 FAQ
1.How can I place an order for R4F2113NBG#U0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R4F2113NBG#U0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R4F2113NBG#U0 reliable?
The price and inventory of R4F2113NBG#U0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R4F2113NBG#U0 is usually 5 days.
3.What payment methods are accepted for R4F2113NBG#U0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R4F2113NBG#U0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R4F2113NBG#U0?
R4F2113NBG#U0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R4F2113NBG#U0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R4F2113NBG#U0?
For technical support, including R4F2113NBG#U0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R4F2113NBG#U0 requirements.
6.How does Aetrix verify that R4F2113NBG#U0 is sourced from the original manufacturer or authorized distributors?
All R4F2113NBG#U0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R4F2113NBG#U0 meets industry standards.
7.What is the process for return or replacement of R4F2113NBG#U0?
All R4F2113NBG#U0 units undergo pre-shipment inspection (PSI). If there is an issue with R4F2113NBG#U0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R4F2113NBG#U0 part is unused and in its original packaging.
Return procedure for R4F2113NBG#U0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R4F2113NBG#U0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

