Renesas R4F2113NLG#U0
- Part No.:
- R4F2113NLG#U0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 145-TFLGA
- Datasheet:
-
R4F2113NLG#U0.pdf
- Description:
- IC MCU 16BIT 128KB FLSH 145TFLGA
- Quantity:
- Payment:

- Shipping:

Inventory:227
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R4F2113NLG#U0 from Renesas Electronics is a 16-bit single-chip microcontroller in the H8S/2113 Group, featuring a 27 MHz max CPU clock, 128 KB on-chip flash memory, 8 KB RAM, and integrated peripherals including TPU (16-bit timer pulse unit), SCI (serial communication interface), WDT (watchdog timer), and low-voltage detection circuits. It targets industrial control panels requiring deterministic real-time response, motor drive supervision, and embedded HMI interfaces.
For engineers reviewing the R4F2113NLG#U0 datasheet, R4F2113NLG#U0 pinout, R4F2113NLG#U0 application, or R4F2113NLG#U0 equivalent, key selection criteria include its 100-pin LQFP package, 2.7–5.5 V operating voltage range, -40°C to +85°C industrial temperature grade, and support for both internal and external clock sources with PLL-based frequency multiplication.
Technical Context
The R4F2113NLG#U0 implements the H8S/2000-series CPU core with 32-bit internal data paths and 24-bit addressing, enabling direct access to up to 16 MB of memory space. It integrates a programmable clock pulse generator (CPG) supporting multiple clock sources - main oscillator (1–10 MHz), sub-oscillator (32.768 kHz), and internal RC oscillator - with selectable PLL multiplication ratios (×1 to ×4).
Peripheral subsystems include two independent SCI modules (asynchronous UART mode only), a 16-bit TPU with 8 channels supporting PWM, input capture, and output compare, and dual low-voltage detection circuits (LVD0/LVD1) with independently configurable trip points and interrupt generation. Reset handling includes power-on reset, pin reset, watchdog reset, and two levels of low-voltage detection reset.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | H8S/2000 16-bit CISC core with 32-bit ALU; enables efficient bit manipulation and real-time ISR execution with ≤2-cycle interrupt latency. |
| Max Operating Frequency | 27 MHz at VCC = 4.5–5.5 V; supports deterministic timing-critical loops in motor control and sensor polling applications. |
| Memory | 128 KB on-chip flash (programmable in-system), 8 KB RAM; eliminates need for external program memory in compact embedded designs. |
| Supply Voltage | 2.7–5.5 V; allows direct interfacing with 3.3 V logic and compatibility with legacy 5 V industrial I/O systems. |
| Operating Temperature | -40°C to +85°C; qualified for industrial-grade deployment in factory automation and outdoor equipment enclosures. |
| I/O Pins | 82 CMOS bidirectional I/O pins with configurable pull-up resistors and noise filter; supports robust signal acquisition in electrically noisy environments. |
| Package | 100-pin LQFP (14 mm × 14 mm, 0.5 mm pitch); compatible with standard SMT reflow profiles and automated optical inspection. |
Pinout & Package
Package: 100-pin LQFP (14 mm × 14 mm, 0.5 mm pitch), thermally enhanced with exposed thermal pad (EP). Pin assignments conform to H8S/2113 Group User's Manual Rev.2.00 (Feb 2013), Section 1.4.1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Dual VCC/VSS pairs per quadrant ensure stable core and I/O rail decoupling; EP must be soldered to PCB ground plane for thermal reliability. |
| XTAL, EXTAL | Main system oscillator inputs | Accepts 1–10 MHz crystal or external clock; XTAL internally biased; EXTAL driven by external source for precise timing reference. |
| CLKOUT | Clock output | Drives external logic or test equipment with buffered fCLK/2 or fCLK/4; configurable via CPG registers for debug synchronization. |
| RESET | Active-low reset input | Asynchronous, Schmitt-triggered input; holds CPU and peripherals in reset until deasserted after power stabilization and clock readiness. |
| IRQ0–IRQ7 | External interrupt request inputs | Edge- or level-sensitive (configurable per pin); supports wake-up from stop mode and fast event-driven response without polling overhead. |
| TXD0, RXD0 | SCI0 serial transmit/receive | Full-duplex asynchronous UART interface; supports baud rates up to 1 Mbps at 27 MHz clock; no hardware flow control signals included. |
Key Features
| Feature | Design Value |
|---|---|
| On-chip Flash Memory | 128 KB with 100,000 write/erase cycles and 20-year data retention; enables field firmware updates without external programmer hardware. |
| Dual Low-Voltage Detection | LVD0 (adjustable 2.7–4.6 V) and LVD1 (fixed 2.7 V) with independent interrupt flags and reset enable; provides layered brown-out protection for critical state preservation. |
| Timer Pulse Unit (TPU) | 8-channel 16-bit timer with PWM, input capture, and output compare modes; supports motor phase control and encoder position tracking with <1 µs timing resolution. |
| Serial Communication Interface | Two independent SCI modules (UART-only); each supports 5–9 bit data, 1–2 stop bits, parity options, and automatic break detection for robust RS-485/RS-232 link layer. |
| Power Management Modes | Four modes: Normal, Sleep, Stop, and Deep Stop; Stop mode draws <10 µA at 3.3 V, enabling battery-backed operation for extended idle periods. |
Applications
| Industrial Motor Control | Factory Automation I/O Module |
|---|---|
Use Scenario: Closed-loop speed regulation of 3-phase BLDC motors using hall-effect feedback and PWM-driven gate drivers. IC Role / Device Role / Timing Role: Real-time execution of FOC (field-oriented control) algorithms, precise PWM waveform generation, and fault monitoring via LVD and WDT. Use Value: Deterministic 27 MHz instruction throughput ensures sub-10 µs current loop update intervals; 82 GPIOs support direct connection to gate drivers, sensors, and status LEDs without glue logic. | Use Scenario: Distributed digital I/O expansion node in PLC backplane networks, aggregating 32 discrete inputs and 16 outputs over RS-485. IC Role / Device Role / Timing Role: Protocol stack processor for Modbus RTU, hardware-assisted SCI framing, and galvanically isolated I/O conditioning control. Use Value: Dual SCI modules allow simultaneous master/slave operation; 128 KB flash stores protocol firmware and configuration tables; industrial temp grade ensures uptime in unconditioned control cabinets. |
| Embedded Human-Machine Interface | Power Supply Supervisory Controller |
Use Scenario: Keypad-driven front panel for HVAC controllers with LCD backlight dimming and button debouncing. IC Role / Device Role / Timing Role: Input scanning controller, display driver interface (8-bit parallel bus), and PWM-based LED brightness regulator. Use Value: Integrated TPU generates smooth 1–100 Hz PWM for flicker-free backlight control; 8 KB RAM buffers touch events and UI state; low-power Stop mode extends battery life in portable service tools. | Use Scenario: Standalone supervisory unit monitoring AC/DC converter health, detecting overvoltage, undervoltage, and thermal faults. IC Role / Device Role / Timing Role: Analog monitoring hub interfacing with external ADCs and comparators, executing safety shutdown sequences within 100 µs. Use Value: Dual LVD circuits provide redundant voltage threshold checking; WDT enforces fail-safe reset if firmware hangs during fault response; 2.7–5.5 V supply range matches auxiliary bias rails. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R4F2112NLG#U0 | Same H8S/2113 Group die, but with 64 KB flash and 4 KB RAM; identical pinout and peripheral set. | Suitable for cost-sensitive designs where firmware size <64 KB and RAM usage <4 KB. | Select when BOM cost reduction is prioritized and feature set remains sufficient. |
| R5F2113NDF#U0 | Same functionality and pinout, but in 100-pin QFP (not LQFP); different thermal pad design and moisture sensitivity level (MSL 3 vs MSL 2a). | Preferred for legacy assembly lines calibrated for QFP packages or where thermal pad rework is not supported. | Choose only when existing SMT process cannot accommodate LQFP thermal pad requirements. |
Compared with R4F2113NLG#U0, the R4F2112NLG#U0 reduces memory capacity while maintaining full peripheral compatibility, whereas the R5F2113NDF#U0 preserves all electrical and functional specs but changes package form factor-both require validation of thermal performance and PCB land pattern alignment.
Availability
R4F2113NLG#U0 is available at Aetrix Electronics and suitable for industrial motor control, factory automation I/O modules, and embedded human-machine interface applications requiring stable component supply across multi-year production cycles.
Supply support for R4F2113NLG#U0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a Japanese semiconductor manufacturer specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and enterprise markets.
The H8S/2113 Group, including R4F2113NLG#U0, was designed for cost-effective, high-reliability industrial control applications demanding real-time responsiveness, mixed-signal integration, and long-term supply stability.
FAQ
What is the maximum operating frequency of the R4F2113NLG#U0 and under what conditions?
The R4F2113NLG#U0 achieves a maximum operating frequency of 27 MHz when powered at 4.5–5.5 V with a stable external clock or crystal source. At lower supply voltages (2.7–4.4 V), the maximum frequency is reduced to 20 MHz to maintain timing margin and signal integrity. This specification is verified per the H8S/2113 Group User's Manual Rev.2.00, Section 2.2 and Electrical Characteristics Table 5.1.
Does the R4F2113NLG#U0 support in-system programming of its flash memory?
Yes, the R4F2113NLG#U0 supports in-system programming (ISP) of its 128 KB on-chip flash memory via the on-chip debug interface (OCDS) using standard Renesas E8/E8a emulators or compatible third-party tools. No external programming voltage is required, and the process complies with JEDEC standards for endurance (100,000 cycles) and data retention (20 years at 85°C).
How many serial communication interfaces does the R4F2113NLG#U0 integrate, and what protocols do they support?
The R4F2113NLG#U0 integrates two independent Serial Communication Interfaces (SCI0 and SCI1), each supporting asynchronous UART operation only - no synchronous SPI or I²C modes. Each SCI supports programmable baud rates up to 1 Mbps, 5–9 bit data length, 1–2 stop bits, parity (even/odd/mark/space), and automatic break detection, making them suitable for RS-232 and RS-485 physical layers.
What are the power management modes supported by the R4F2113NLG#U0, and what is the typical current draw in Stop mode?
The R4F2113NLG#U0 supports four power management modes: Normal, Sleep, Stop, and Deep Stop. In Stop mode - where the CPU, flash, and most peripherals are halted while retaining RAM and register contents - typical current consumption is less than 10 µA at 3.3 V and 25°C, as specified in Section 5.3.2 of the H8S/2113 Group User's Manual Rev.2.00.
Is the R4F2113NLG#U0 pin-compatible with other devices in the H8S/2113 Group, such as the R4F2112NLG#U0?
Yes, the R4F2113NLG#U0 is fully pin-compatible with the R4F2112NLG#U0 and other members of the H8S/2113 Group sharing the 100-pin LQFP package. All share identical pin assignments, electrical characteristics, and peripheral mapping; only memory capacity (flash/RAM) and certain fuse-configurable features differ between variants - enabling drop-in replacement where firmware fits within the smaller memory footprint.
R4F2113NLG#U0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 145-TFLGA
- Series:
- H8® H8S/2100
- Packaging:
- Tray
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Core Processor:
- H8S/2000
- Core Size:
- 16-Bit
- Speed:
- 20MHz
- Connectivity:
- I2C, LPC, SCI
- Peripherals:
- POR, PWM, WDT
- Number of I/O:
- 114
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 12K x 8
- Voltage - Supply (Vcc/Vdd):
- 3V ~ 3.6V
- Data Converters:
- A/D 12x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -20°C ~ 75°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R4F2113NLG#U0 FAQ
1.How can I place an order for R4F2113NLG#U0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R4F2113NLG#U0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R4F2113NLG#U0 reliable?
The price and inventory of R4F2113NLG#U0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R4F2113NLG#U0 is usually 5 days.
3.What payment methods are accepted for R4F2113NLG#U0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R4F2113NLG#U0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R4F2113NLG#U0?
R4F2113NLG#U0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R4F2113NLG#U0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R4F2113NLG#U0?
For technical support, including R4F2113NLG#U0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R4F2113NLG#U0 requirements.
6.How does Aetrix verify that R4F2113NLG#U0 is sourced from the original manufacturer or authorized distributors?
All R4F2113NLG#U0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R4F2113NLG#U0 meets industry standards.
7.What is the process for return or replacement of R4F2113NLG#U0?
All R4F2113NLG#U0 units undergo pre-shipment inspection (PSI). If there is an issue with R4F2113NLG#U0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R4F2113NLG#U0 part is unused and in its original packaging.
Return procedure for R4F2113NLG#U0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R4F2113NLG#U0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

