Renesas R5F1006AASP#X0
- Part No.:
- R5F1006AASP#X0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 20-LSSOP (0.240", 6.10mm Width)
- Datasheet:
-
R5F1006AASP#X0.pdf
- Description:
- IC MCU 16BIT 16KB FLASH 20LSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,801
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F1006AASP#X0 from Renesas is a 20-pin LSSOP-packaged RL78/G13 16-bit microcontroller with 16 KB flash, 2 KB RAM, and 4 KB data flash, operating from 1.6 V to 5.5 V at up to 32 MHz (41 DMIPS), featuring ultra-low-power HALT/STOP/SNOOZE modes (0.57 μA RTC+LVD), integrated 10-bit ADC (6 channels), and real-time clock for battery-powered sensor nodes and industrial control interfaces.
For engineers reviewing the R5F1006AASP#X0 datasheet, R5F1006AASP#X0 pinout, R5F1006AASP#X0 application, or R5F1006AASP#X0 equivalent, key selection criteria include its 20-pin LSSOP package, 16 KB code flash with self-programming, 4 KB background-operable data flash, 10-bit ADC with internal reference, and -40°C to +85°C industrial-grade temperature range.
Technical Context
The R5F1006AASP#X0 implements the RL78 CPU core with 3-stage pipeline CISC architecture, supporting instruction execution times from 0.03125 μs (32 MHz high-speed mode) to 30.5 μs (32.768 kHz subsystem clock). It integrates on-chip power-on-reset, voltage detector with 14-level LVD, and DMA controller with 2 channels.
Its peripheral set includes one 12-bit interval timer, one real-time clock with calendar/alarm/correction, one watchdog timer, UART/LIN-capable serial interface (2 channels), I²C (3 channels), CSI (2 channels), and 16-bit timers (8 channels), all configurable under single-supply operation from 1.6 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC CPU with 3-stage pipeline, 41 DMIPS @ 32 MHz |
| Flash Memory | 16 KB code flash with block erase protection, 1 KB block size |
| Data Flash | 4 KB background operation (BGO) capable, 1M rewrite cycles (TYP) |
| RAM | 2 KB on-chip RAM, including dedicated flash library usage area at FF300H |
| ADC | 10-bit resolution, 6 input channels, internal 1.45 V reference and temp sensor |
| Power Modes | HALT (66 μA/MHz), STOP (0.57 μA w/ RTC+LVD), SNOOZE for low-latency wake-up |
| Operating Voltage | 1.6 V to 5.5 V single supply, compatible with 1.8/2.5/3.0 V logic interfaces |
| Temperature Range | -40°C to +85°C (A-grade industrial/consumer qualification) |
Pinout & Package
Package: 20-pin plastic LSSOP (7.62 mm × 4.4 mm, 0.65-mm pitch), JEDEC MS-013AC compliant, surface-mount compatible with standard reflow profiles.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (VSS) | Ground | Primary digital ground reference for core and I/O |
| 2 (P20/ANI0/AVREFP) | Analog Input / Reference Positive | Primary ADC channel 0 input; selectable as AVREFP for analog reference |
| 3 (P21/ANI1/AVREFM) | Analog Input / Reference Negative | ADC channel 1 input; selectable as AVREFM for differential reference |
| 4 (P22/ANI2) | Analog Input | ADC channel 2 input; supports internal temperature sensor readout |
| 5 (P147/ANI18) | Analog Input | Additional ADC channel (18) - shared with port P147 in this 20-pin variant |
| 6 (P10/SCK00/SCL00) | Serial Clock | Shared SPI clock (SCK00) and I²C clock (SCL00) output |
| 7 (P11/SI00/RxD0/TOOLRxD/SDA00) | Serial Data In / UART RX | Multi-function pin: SPI input, UART receive, debug tool RX, I²C data |
| 8 (P12/SO00/TxD0/TOOLTxD/SDA00) | Serial Data Out / UART TX | Multi-function pin: SPI output, UART transmit, debug tool TX, I²C data |
| 9 (P13/INTP0/TOOLRST) | Interrupt Input / Reset | External interrupt 0 input; also serves as hardware reset input during debug |
| 10 (P14/INTP1) | Interrupt Input | External interrupt 1 input; supports edge-triggered wake-up from STOP mode |
| 11 (P15/INTP2) | Interrupt Input | External interrupt 2 input; supports key interrupt function for low-power wake-up |
| 12 (P16/INTP3) | Interrupt Input | External interrupt 3 input; enables multi-source wake-up without CPU polling |
| 13 (P17/INTP4) | Interrupt Input | External interrupt 4 input; supports N-ch open-drain configuration for 6 V tolerance |
| 14 (P23/INTP5) | Interrupt Input | External interrupt 5 input; shares pin with analog input ANI3 in larger variants |
| 15 (P24/INTP6) | Interrupt Input | External interrupt 6 input; supports TTL input buffer and on-chip pull-up |
| 16 (P25/INTP7) | Interrupt Input | External interrupt 7 input; enables full 8-interrupt vector support in 20-pin layout |
| 17 (P26/CLK0) | System Clock Input | External crystal/resonator input for main system clock (up to 20 MHz) |
| 18 (P27/CLK1) | System Clock Output | Output of main clock signal; used for clock distribution or external monitoring |
| 19 (VDD) | Power Supply | Single 1.6–5.5 V supply for core, analog, and I/O domains |
| 20 (RES) | Reset Input | Active-low reset pin; internally pulled up; accepts 1.6–5.5 V logic levels |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power STOP mode | 0.57 μA typical current with RTC and LVD active-enables >10-year coin-cell operation |
| Background data flash rewrite | Execute code from program memory while rewriting 4 KB data flash-no runtime interruption |
| Multi-voltage I/O interface | Supports direct connection to 1.8 V, 2.5 V, and 3.0 V peripherals without level shifters |
| On-chip debug with TOOL pins | Full in-circuit debugging via dedicated TOOLRxD/TOOLTxD/TOOLRST pins-no external probe required |
| Hardware LIN bus support | UART peripheral includes automatic LIN break detection and sync field generation per ISO 17987 |
| Real-time clock with correction | Calendar function (99 years), alarm, and software-adjustable clock correction-no external RTC needed |
Applications
| Smart Thermostats | Industrial Sensor Nodes |
|---|---|
|
Use Scenario: Battery-powered HVAC control unit with ambient temperature/humidity sensing, display, and wireless reporting. IC Role / Device Role / Timing Role: Main system controller managing sensor acquisition, PID loop execution, display refresh, and low-power wireless wake-up scheduling. Use Value: 0.57 μA STOP mode extends CR2032 battery life beyond 5 years; integrated RTC eliminates external timekeeping IC. |
Use Scenario: DIN-rail mounted environmental monitor collecting vibration, temperature, and humidity data for predictive maintenance. IC Role / Device Role / Timing Role: Edge-processing node performing local ADC sampling, threshold triggering, and buffered data logging to data flash. Use Value: 4 KB BGO data flash enables continuous logging during active measurement-no data loss during firmware updates. |
| Home Appliance Control | Medical Wearables |
|
Use Scenario: Low-cost washing machine control board requiring motor timing, water level sensing, and user interface. IC Role / Device Role / Timing Role: Primary MCU handling PWM motor drive timing, analog pressure sensor interface, and LED/button management. Use Value: 16-bit timers with dead-time insertion support precise BLDC commutation; 10-bit ADC resolves 0.1% pressure changes. |
Use Scenario: Disposable ECG patch with single-lead acquisition, motion artifact filtering, and Bluetooth LE transmission. IC Role / Device Role / Timing Role: Signal acquisition controller running low-power firmware, managing analog front-end biasing, and synchronizing BLE advertising intervals. Use Value: HALT mode at 66 μA/MHz minimizes active power during signal processing; internal 1.45 V reference ensures stable ADC accuracy across battery discharge. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F1006CASP#X0 | Same package and pinout; 32 KB flash, 2 KB RAM, 4 KB data flash | Higher code density for complex control algorithms or bootloader + application separation | Select when firmware exceeds 16 KB or requires dual-bank flash for safe OTA updates |
| R5F1016AASP#X0 | Same package and pinout; 16 KB flash, 2 KB RAM, no data flash | Lacks background data logging capability; lower cost where non-volatile parameter storage is handled externally | Select when EEPROM or external flash suffices for configuration storage and BGO is unnecessary |
Compared with R5F1006CASP#X0, the R5F1006AASP#X0 trades flash capacity for cost-sensitive designs needing only 16 KB, while versus R5F1016AASP#X0 it adds critical 4 KB BGO data flash for robust field-parameter retention without external components.
Availability
R5F1006AASP#X0 is available at Aetrix Electronics and suitable for smart thermostats, industrial sensor nodes, and home appliance control requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for R5F1006AASP#X0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G13 family targets cost-sensitive, ultra-low-power general-purpose embedded applications-designed to replace legacy 8-bit MCUs while delivering 16-bit performance with minimal PCB footprint and BOM count.
FAQ
What is the maximum operating frequency and corresponding DMIPS rating for the R5F1006AASP#X0?
The R5F1006AASP#X0 operates at up to 32 MHz using its high-speed on-chip oscillator, delivering 41 DMIPS of processing performance. This frequency is achievable across the full 1.6 V to 5.5 V supply range and -40°C to +85°C ambient temperature, with oscillator accuracy maintained at ±1.0% under those conditions. The R5F1006AASP#X0 supports dynamic clock switching to reduce power during low-activity periods.
Does the R5F1006AASP#X0 support in-system programming and secure flash protection?
Yes, the R5F1006AASP#X0 supports full in-system programming via its on-chip debug interface and includes flash security features such as block erase prohibition and flash shield window function. These mechanisms prevent unauthorized reading or rewriting of protected code flash regions. Self-programming is enabled through the flash library, which uses dedicated RAM starting at address FF300H for safe operation.
How many analog input channels does the R5F1006AASP#X0 provide, and what ADC resolution is supported?
The R5F1006AASP#X0 provides 6 analog input channels (ANI0–ANI2 and ANI18 on P20–P22 and P147) with 10-bit resolution. It includes an internal 1.45 V reference voltage and supports temperature sensor readout. The ADC operates across the full 1.6 V to 5.5 V supply range, enabling accurate measurements even with declining battery voltage in portable applications.
Can the R5F1006AASP#X0 operate in ultra-low-power modes while maintaining real-time clock functionality?
Yes, the R5F1006AASP#X0 supports STOP mode with only the real-time clock (RTC) and low-voltage detector (LVD) active, consuming just 0.57 μA typical. In this state, the RTC maintains calendar, alarm, and clock correction functions without waking the CPU-ideal for time-stamped event logging or periodic wake-up scheduling in energy-constrained systems.
What communication interfaces are available on the R5F1006AASP#X0, and are they LIN-compliant?
The R5F1006AASP#X0 integrates UART, I²C, and CSI (SPI-compatible) interfaces. Its UART peripheral supports LIN 2.2 and ISO 17987 protocols with hardware-assisted break detection, sync field generation, and checksum calculation-enabling direct connection to automotive body control modules without external transceivers.
R5F1006AASP#X0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 20-LSSOP (0.240", 6.10mm Width)
- Series:
- RL78/G13
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 13
- Program Memory Size:
- 16KB (16K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 2K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 6x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F1006AASP#X0 FAQ
1.How can I place an order for R5F1006AASP#X0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F1006AASP#X0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F1006AASP#X0 reliable?
The price and inventory of R5F1006AASP#X0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F1006AASP#X0 is usually 5 days.
3.What payment methods are accepted for R5F1006AASP#X0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F1006AASP#X0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F1006AASP#X0?
R5F1006AASP#X0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F1006AASP#X0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F1006AASP#X0?
For technical support, including R5F1006AASP#X0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F1006AASP#X0 requirements.
6.How does Aetrix verify that R5F1006AASP#X0 is sourced from the original manufacturer or authorized distributors?
All R5F1006AASP#X0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F1006AASP#X0 meets industry standards.
7.What is the process for return or replacement of R5F1006AASP#X0?
All R5F1006AASP#X0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F1006AASP#X0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F1006AASP#X0 part is unused and in its original packaging.
Return procedure for R5F1006AASP#X0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F1006AASP#X0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
