My Inquiry
My Account
Renesas R5F1006DASP#X0
- Part No.:
- R5F1006DASP#X0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 20-LSSOP (0.240", 6.10mm Width)
- Datasheet:
-
R5F1006DASP#X0.pdf
- Description:
- IC MCU 16BIT 48KB FLASH 20LSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,694
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F1006DASP#X0 from Renesas is a 20-pin LSSOP-packaged RL78/G13 16-bit microcontroller with 48 KB flash, 4 KB data flash, and 2 KB RAM, operating from 1.6 V to 5.5 V at up to 32 MHz (41 DMIPS), featuring ultra-low-power modes (0.57 μA RTC+LVD), 10-bit ADC (26-channel), and integrated real-time clock - deployed in battery-powered industrial sensors and smart metering interfaces.
For engineers reviewing the R5F1006DASP#X0 datasheet, R5F1006DASP#X0 pinout, R5F1006DASP#X0 application, or R5F1006DASP#X0 equivalent, key selection criteria include its 20-pin LSSOP package, industrial-grade -40°C to +85°C operation (D-suffix), on-chip debug support, self-programmable flash with boot swap, and BGO-capable data flash for concurrent execution and rewriting.
Technical Context
The R5F1006DASP#X0 implements the RL78 CPU core with 3-stage pipeline CISC architecture, supporting variable instruction timing from 0.03125 μs (32 MHz HS mode) to 30.5 μs (32.768 kHz subsystem clock). It integrates a 10-bit A/D converter with internal 1.45 V reference and temperature sensor, plus a calendar-mode real-time clock with alarm and correction functions.
Power management includes HALT, STOP, and SNOOZE low-power modes, on-chip POR and 14-level LVD, and DMA controller with 2 channels enabling 2-clock transfers between SFR and RAM. Serial interfaces comprise up to 4 UART/LIN channels, 3–10 I²C/Simplified I²C channels, and 2–8 CSI (SPI-compatible) channels.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | RL78 16-bit CISC with 3-stage pipeline and variable-speed instruction execution |
| Max Operating Frequency | 32 MHz (41 DMIPS), with high-accuracy ±1.0% on-chip oscillator (1.8–5.5 V, –20 to +85°C) |
| Memory Configuration | 48 KB code flash (1 KB blocks), 4 KB data flash (1M rewrite cycles), 2 KB RAM |
| Supply Voltage Range | 1.6 V to 5.5 V - enables direct interface with 1.8 V, 2.5 V, and 3.3 V peripherals |
| Low-Power Performance | 66 μA/MHz active current; 0.57 μA in STOP mode with RTC + LVD active |
| Analog Peripherals | 10-bit A/D converter with 26 input channels, internal 1.45 V reference, and on-chip temperature sensor |
| Real-Time Clock | Calendar-mode RTC supporting 99-year date range, alarm, and clock correction function |
Pinout & Package
Package: 20-pin plastic LSSOP (7.62 mm, 0.65-mm pitch), JEDEC MS-013AC compliant, surface-mount, industrial temperature grade (–40°C to +85°C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P10/SCK00/SCL00 | SPI clock / I²C clock | Shared serial interface pin supporting master/slave SPI or I²C communication |
| P11/SI00/RxD0/TOOLRxD/SDA00 | SPI input / UART receive / debug RX / I²C data | Multi-function pin enabling firmware upload via on-chip debug, UART comms, or I²C slave operation |
| P20/ANI0/AVREFP | Analog input 0 / ADC reference positive | Configurable as first ADC channel or external VREF+ source for precision analog measurements |
| P21/ANI1/AVREFM | Analog input 1 / ADC reference negative | Supports differential ADC mode or external VREF– connection for ratiometric sensing |
| P22/ANI2 | Analog input 2 | Dedicated ADC channel usable for voltage monitoring, thermistor reading, or sensor signal acquisition |
| VDD, VSS | Power supply and ground | Single 1.6–5.5 V supply rail; no separate analog/digital power domains required |
| RESET | Active-low reset input | Accepts external reset pulse or connects to on-chip POR/LVD output for system-level fault recovery |
Key Features
| Feature | Design Value |
|---|---|
| Background Operation (BGO) | Enables full program execution from flash while rewriting data flash - critical for over-the-air firmware updates without interruption |
| Self-Programming with Boot Swap | Allows safe dual-bank firmware updates by swapping active boot sector after verified write - eliminates risk of bricking during field upgrades |
| On-Chip Debug Interface | Full ICE-based debugging via single-wire TOOLx pins - reduces BOM cost and PCB footprint vs. external JTAG adapters |
| Multi-Voltage I/O | I/O ports tolerate 1.8 V, 2.5 V, and 3 V logic levels - simplifies interfacing with mixed-voltage peripheral ICs without level shifters |
| Integrated RTC with Calendar Mode | Hardware calendar engine maintains year/month/day/hour/minute/second with alarm and auto-correction - replaces external RTC ICs in time-stamped logging applications |
Applications
| Smart Energy Metering | Industrial Sensor Node |
|---|---|
Use Scenario: Battery-operated electricity/water/gas meter collecting usage data hourly and transmitting via NB-IoT or LoRaWAN. IC Role / Device Role / Timing Role: Main system controller managing ADC sampling, RTC timestamping, secure flash storage, and low-power wireless stack scheduling. Use Value: 0.57 μA STOP mode extends 10-year battery life; 4 KB data flash stores encrypted consumption logs with 1M rewrite endurance. | Use Scenario: DIN-rail mounted temperature/humidity/pressure sensor in factory automation with Modbus RTU over RS-485. IC Role / Device Role / Timing Role: Signal conditioner and protocol translator - digitizing analog sensor outputs and formatting Modbus frames with precise timing. Use Value: 26-channel 10-bit ADC supports multi-sensor inputs; UART with LIN support enables robust RS-485 transceiver control and error handling. |
| Home Appliance Control | Medical Wearable Monitor |
Use Scenario: MCU in washing machine control board managing motor drive, water valve sequencing, and user interface feedback. IC Role / Device Role / Timing Role: Real-time sequencer coordinating PWM-driven triac control, touch-button scanning, buzzer output, and LED driver timing. Use Value: On-chip buzzer output controller and clock output simplify audio feedback design; SNOOZE mode reduces idle power during pause cycles. | Use Scenario: Portable ECG/SpO₂ patch continuously acquiring biopotential signals and storing 24-hour waveform buffers. IC Role / Device Role / Timing Role: Analog front-end controller performing ADC oversampling, digital filtering, and flash-buffered data logging with RTC timestamps. Use Value: Internal temperature sensor calibrates ADC gain drift; BGO allows continuous acquisition while writing to data flash - no dropped samples during storage. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F1006EASP#X0 | Same package and pinout; 64 KB flash, 4 KB data flash, 3 KB RAM - +20 KB code space, +1 KB RAM | Preferred where larger firmware (e.g., BLE stack + sensor fusion) or extended data buffering is required | Select when future firmware growth headroom or additional RAM for complex algorithms is needed - same PCB layout and debug setup |
| R5F1016DASP#X0 | Same 20-pin LSSOP package and peripherals, but no data flash (0 KB); identical 48 KB code flash and 2 KB RAM | Suitable for cost-sensitive applications where EEPROM emulation or external nonvolatile storage is acceptable | Choose to reduce BoM cost where data logging is handled externally or infrequently - retains all timing, power, and interface compatibility |
Compared with R5F1006DASP#X0, R5F1006EASP#X0 offers scalable memory headroom without layout change, while R5F1016DASP#X0 removes data flash to lower unit cost - both maintain identical industrial temperature rating, low-power behavior, and peripheral feature set.
Availability
R5F1006DASP#X0 is available at Aetrix Electronics and suitable for industrial sensor nodes, smart metering interfaces, and home appliance control systems requiring stable component supply across long production lifecycles.
Supply support for R5F1006DASP#X0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G13 product line delivers ultra-low-power 16-bit MCUs optimized for cost-sensitive, battery-operated, and industrial control applications - balancing performance, integration, and energy efficiency in compact packages.
FAQ
What is the operating temperature range for the R5F1006DASP#X0?
The R5F1006DASP#X0 is rated for industrial operation from –40°C to +85°C, as indicated by the 'D' suffix in the part number. This specification is validated per Renesas' standard qualification testing and applies across the full 1.6 V to 5.5 V supply range and all supported operating modes including HALT, STOP, and SNOOZE. The R5F1006DASP#X0 does not support the extended +105°C grade (G-suffix) variant.
Does the R5F1006DASP#X0 include an integrated temperature sensor?
Yes, the R5F1006DASP#X0 includes an on-chip temperature sensor usable with the 10-bit A/D converter. It is accessible via dedicated ANI channel and requires HS (high-speed main) mode activation per the RL78/G13 hardware manual. The sensor provides factory-calibrated output referenced to the internal 1.45 V bandgap, enabling approximate ambient temperature measurement without external components - the R5F1006DASP#X0 datasheet specifies typical accuracy of ±3°C over the industrial temperature range.
Can the R5F1006DASP#X0 execute code while rewriting data flash memory?
Yes, the R5F1006DASP#X0 supports Background Operation (BGO) for data flash, allowing full program execution from code flash while simultaneously erasing or programming data flash sectors. This capability is enabled via the Flash Control Unit (FCU) and requires proper initialization of the FCU command sequence and interrupt handling. The R5F1006DASP#X0's BGO implementation ensures deterministic timing and avoids bus contention - critical for real-time logging or firmware update scenarios where uninterrupted operation is mandatory.
What debug interface does the R5F1006DASP#X0 support?
The R5F1006DASP#X0 supports Renesas' on-chip debug functionality via the single-wire TOOLx interface (TOOLRxD and TOOLTxD pins), compatible with E2 emulator Lite and E2 studio IDE. No external debug probe is required for basic programming and breakpoint debugging. The R5F1006DASP#X0 implements full ICE (In-Circuit Emulator) features including halt/resume, register inspection, and flash programming - all accessible through the 20-pin LSSOP package's dedicated debug pins without sacrificing general-purpose I/O.
Is the R5F1006DASP#X0 pin-compatible with other RL78/G13 20-pin variants?
Yes, the R5F1006DASP#X0 shares identical pin configuration and electrical characteristics with all other 20-pin RL78/G13 devices in LSSOP and TSSOP packages (e.g., R5F1006AASP#X0, R5F1006CASP#X0, R5F1006EASP#X0), as defined in the RL78/G13 pin configuration diagrams. All share the same P10–P22, RESET, VDD, VSS, and TOOLx pin assignments. However, memory size, data flash presence, and temperature grade differ - the R5F1006DASP#X0 specifically provides 48 KB flash, 4 KB data flash, and industrial –40°C to +85°C rating.
R5F1006DASP#X0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 20-LSSOP (0.240", 6.10mm Width)
- Series:
- RL78/G13
- Packaging:
- Bulk
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 13
- Program Memory Size:
- 48KB (48K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 3K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 6x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F1006DASP#X0 FAQ
1.How can I place an order for R5F1006DASP#X0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F1006DASP#X0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F1006DASP#X0 reliable?
The price and inventory of R5F1006DASP#X0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F1006DASP#X0 is usually 5 days.
3.What payment methods are accepted for R5F1006DASP#X0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F1006DASP#X0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F1006DASP#X0?
R5F1006DASP#X0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F1006DASP#X0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F1006DASP#X0?
For technical support, including R5F1006DASP#X0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F1006DASP#X0 requirements.
6.How does Aetrix verify that R5F1006DASP#X0 is sourced from the original manufacturer or authorized distributors?
All R5F1006DASP#X0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F1006DASP#X0 meets industry standards.
7.What is the process for return or replacement of R5F1006DASP#X0?
All R5F1006DASP#X0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F1006DASP#X0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F1006DASP#X0 part is unused and in its original packaging.
Return procedure for R5F1006DASP#X0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F1006DASP#X0 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
