Renesas R5F1006EDSP#V0
- Part No.:
- R5F1006EDSP#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 20-LSSOP (0.240", 6.10mm Width)
- Datasheet:
-
R5F1006EDSP#V0.pdf
- Description:
- IC MCU 16BIT 64KB FLASH 20LSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,659
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F1006EDSP#V0 from Renesas is a 20-pin LSSOP-packaged RL78/G13 16-bit microcontroller with 64 KB flash, 4 KB data flash, and 2 KB RAM, operating from 1.6 V to 5.5 V at up to 32 MHz (41 DMIPS), featuring ultra-low-power HALT/STOP/SNOOZE modes (0.57 μA RTC+LVD), 10-bit ADC (26-channel), and integrated real-time clock - deployed in battery-powered industrial sensors and smart metering endpoints.
For engineers reviewing the R5F1006EDSP#V0 datasheet, R5F1006EDSP#V0 pinout, R5F1006EDSP#V0 application, or R5F1006EDSP#V0 equivalent, key selection criteria include its 20-pin LSSOP-20 package, 64 KB code flash with self-programming and boot swap, 10-bit ADC with internal temperature sensor, and support for LIN-bus UART and I²C interfaces in compact low-power designs.
Technical Context
The R5F1006EDSP#V0 implements the RL78 CPU core with CISC architecture and 3-stage pipeline, enabling instruction execution times from 0.03125 μs (32 MHz high-speed mode) to 30.5 μs (32.768 kHz subsystem clock). It integrates on-chip power-on-reset (POR), voltage detector (LVD) with 14-level interrupt/reset selection, and DMA controller with 2 channels supporting 2-clock transfers between SFR and RAM.
Its peripheral set includes 8× 16-bit timers, 1× 12-bit interval timer, 1× calendar-based real-time clock (RTC) with alarm and correction, 1× watchdog timer, and serial interfaces: up to 2 CSI (SPI-compatible), 2 UART/LIN, and 3 I²C channels - all configurable under single-supply operation from 1.6 V to 5.5 V across –40°C to +85°C ambient.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | RL78 16-bit CISC CPU with 3-stage pipeline and 1 MB address space |
| Max Operating Frequency | 32 MHz (41 DMIPS), with selectable high-speed on-chip oscillator (±1.0% accuracy) |
| Memory Configuration | 64 KB code flash (1 KB block size), 4 KB data flash (1M rewrite cycles), 2 KB RAM |
| Power Consumption | 66 μA/MHz active; 0.57 μA in STOP mode with RTC + LVD enabled |
| Analog Peripherals | 10-bit ADC with 26 input channels, internal 1.45 V reference, and integrated temperature sensor |
| Operating Voltage & Temp | 1.6 V to 5.5 V supply; –40°C to +85°C industrial-grade ambient range (D-grade) |
| Package & Pin Count | LSSOP-20 (7.62 mm × 4.4 mm, 0.65 mm pitch), 20-pin surface-mount package |
Pinout & Package
Package: 20-pin plastic LSSOP (7.62 mm × 4.4 mm, 0.65-mm pitch), RoHS-compliant, tray-packed (#V0).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Power supply | Main digital supply (1.6–5.5 V); decoupling required per datasheet layout guidelines |
| VSS | Ground | Digital ground reference; separate analog ground not provided in this 20-pin variant |
| P20/ANI0/AVREFP | ADC input / reference positive | Analog input channel 0 or positive reference for ADC; supports external AVREFP connection |
| P21/ANI1/AVREFM | ADC input / reference negative | Analog input channel 1 or negative reference; enables differential ADC measurements |
| P10/SCK00/SCL00 | Serial clock | Shared SPI clock (CSI0) and I²C clock (SCL0); bidirectional, open-drain capable |
| P11/SI00/RxD0/TOOLRxD/SDA00 | Serial data input / UART receive | Multi-function pin: SPI input, UART0 RX, debug TOOLRxD, or I²C data (SDA0) |
| P12/SO00/TxD0/TOOLTxD/SDA01 | Serial data output / UART transmit | Multi-function pin: SPI output, UART0 TX, debug TOOLTxD, or secondary I²C data |
| P13/INTP0/TOOLCLK | External interrupt / debug clock | Edge-triggered interrupt input or SWD/JTAG clock during programming/debug |
| P14/INTP1/CLKOUT | External interrupt / clock output | Second interrupt input or programmable system clock output (divided from main oscillator) |
| P15/INTP2/BUZZ | External interrupt / buzzer drive | Third interrupt source or PWM-driven buzzer output via on-chip buzzer controller |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power operation modes | HALT (1.23 μA), STOP (0.57 μA w/ RTC+LVD), and SNOOZE (low-latency wake-up from UART/I²C) |
| Self-programmable flash memory | Boot swap and flash shield window enable secure firmware updates without external programmer |
| Background data flash rewriting | BGO allows full CPU execution from code flash while erasing/writing data flash (4–8 KB) |
| Integrated real-time clock | Calendar function (99-year range), alarm, and ±1 ppm correction via 32.768 kHz crystal |
| Multi-protocol serial interface | 2 UART/LIN channels (one with LIN master capability), 3 I²C channels, 2 CSI (SPI-like) channels |
| On-chip analog subsystem | 10-bit ADC with 26 inputs, internal temp sensor, and 1.45 V reference - no external components needed |
Applications
| Smart Utility Metering | Industrial Sensor Node |
|---|---|
|
Use Scenario: Battery-powered gas/water meter with pulse counting, temperature compensation, and wireless reporting. IC Role / Device Role / Timing Role: Main system controller managing metrology ADC sampling, RTC-timestamped logging, and LIN/UART communication to concentrator. Use Value: 0.57 μA STOP mode extends 10-year battery life; integrated RTC eliminates external timing IC; LIN support enables legacy utility network integration. |
Use Scenario: Wireless vibration/temperature node in predictive maintenance systems with local edge processing. IC Role / Device Role / Timing Role: Signal acquisition controller performing ADC sampling, FFT preprocessing, and event-triggered BLE/Wi-SUN transmission. Use Value: 10-bit ADC with 26 channels captures multi-sensor analog data; SNOOZE mode enables fast wake-on-interrupt; 64 KB flash hosts firmware + OTA update image. |
| Home Appliance Control | Medical Wearable Monitor |
|
Use Scenario: Compact washing machine control board requiring motor phase sensing, user interface, and safety monitoring. IC Role / Device Role / Timing Role: Primary MCU handling triac control, keypad scanning, buzzer feedback, and fault detection via LVD/RTC. Use Value: On-chip buzzer controller drives audible alerts without external driver; LVD with 14 threshold levels enables precise brown-out protection; 20-pin LSSOP fits tight PCB space. |
Use Scenario: Portable ECG/SpO₂ patch with continuous analog front-end sampling and Bluetooth LE telemetry. IC Role / Device Role / Timing Role: Analog-digital hub acquiring conditioned biosignals, applying digital filtering, and managing low-power BLE advertising intervals. Use Value: Internal 1.45 V reference ensures stable ADC accuracy across battery discharge; 1.6 V min operating voltage supports deep discharge operation; RTC timestamps clinical events reliably. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F1006CDSP#V0 | Same 20-pin LSSOP package, but 32 KB flash, 4 KB data flash, 2 KB RAM - lower memory capacity | Suitable for simpler control tasks without complex firmware or large data logging buffers | Select when firmware footprint < 32 KB and cost sensitivity outweighs future scalability needs |
| R5F1016EDSP#V0 | Same pinout and package, but no data flash (0 KB); otherwise identical core/peripherals and power specs | Used where EEPROM-like nonvolatile storage is handled externally or unnecessary | Choose when data retention requirements are met by external memory or SRAM + backup capacitor |
Compared with R5F1006EDSP#V0, R5F1006CDSP#V0 reduces flash by 50% for cost-constrained basic control, while R5F1016EDSP#V0 removes data flash entirely - both retain identical low-power operation, ADC, and serial interface capabilities in the same LSSOP-20 footprint.
Availability
R5F1006EDSP#V0 is available at Aetrix Electronics and suitable for industrial sensor nodes, smart metering endpoints, and home appliance control systems requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for R5F1006EDSP#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader delivering microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G13 family targets cost-sensitive, ultra-low-power general-purpose embedded applications - emphasizing energy efficiency, integrated peripherals, and rapid development with scalable memory options from 16 KB to 512 KB flash.
FAQ
What is the maximum operating frequency and corresponding performance of the R5F1006EDSP#V0?
The R5F1006EDSP#V0 operates at up to 32 MHz using its high-accuracy on-chip oscillator (±1.0%), delivering 41 DMIPS. Its RL78 CPU core achieves minimum instruction execution times of 0.03125 μs in high-speed mode, validated across the full 1.6–5.5 V supply range and –40°C to +85°C temperature grade.
Does the R5F1006EDSP#V0 support LIN bus communication, and how is it implemented?
Yes, the R5F1006EDSP#V0 supports LIN bus communication via its UART0 peripheral, which includes dedicated LIN master functionality. This enables direct implementation of LIN 2.2-compliant communication without external transceivers - critical for automotive body electronics and industrial sub-networks where R5F1006EDSP#V0 serves as node controller.
What are the low-power modes available on the R5F1006EDSP#V0, and what is the lowest achievable current draw?
The R5F1006EDSP#V0 offers HALT, STOP, and SNOOZE modes. In STOP mode with only RTC and LVD active, it draws just 0.57 μA - verified at VDD = 3.0 V and TA = 25°C. This enables decade-long battery operation in metering and sensor applications where R5F1006EDSP#V0 is the primary system controller.
Can the R5F1006EDSP#V0 perform ADC conversions while executing code from flash memory?
Yes, the R5F1006EDSP#V0 supports concurrent operation: its 10-bit ADC can sample analog inputs while the CPU executes instructions from flash memory. The ADC features automatic scan sequencing, hardware trigger sources (timers, external pins), and result buffering - all fully functional during active program execution without stalling the core.
Is the R5F1006EDSP#V0 pin-compatible with other RL78/G13 variants in the same LSSOP-20 package?
Yes, all RL78/G13 devices in the 20-pin LSSOP package - including R5F1006ADSP#V0, R5F1006CDSP#V0, R5F1006DDSP#V0, and R5F1006EDSP#V0 - share identical pinouts and electrical characteristics. This enables hardware reuse across memory variants, simplifying design scaling and inventory management for R5F1006EDSP#V0-based platforms.
R5F1006EDSP#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 20-LSSOP (0.240", 6.10mm Width)
- Series:
- RL78/G13
- Packaging:
- Tray
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 13
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 4K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 6x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F1006EDSP#V0 FAQ
1.How can I place an order for R5F1006EDSP#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F1006EDSP#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F1006EDSP#V0 reliable?
The price and inventory of R5F1006EDSP#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F1006EDSP#V0 is usually 5 days.
3.What payment methods are accepted for R5F1006EDSP#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F1006EDSP#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F1006EDSP#V0?
R5F1006EDSP#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F1006EDSP#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F1006EDSP#V0?
For technical support, including R5F1006EDSP#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F1006EDSP#V0 requirements.
6.How does Aetrix verify that R5F1006EDSP#V0 is sourced from the original manufacturer or authorized distributors?
All R5F1006EDSP#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F1006EDSP#V0 meets industry standards.
7.What is the process for return or replacement of R5F1006EDSP#V0?
All R5F1006EDSP#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F1006EDSP#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F1006EDSP#V0 part is unused and in its original packaging.
Return procedure for R5F1006EDSP#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F1006EDSP#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
