Renesas R5F1007CANA#W0
- Part No.:
- R5F1007CANA#W0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 24-WFQFN Exposed Pad
- Datasheet:
-
R5F1007CANA#W0.pdf
- Description:
- IC MCU 16BIT 32KB FLASH 24HWQFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,165
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F1007CANA#W0 from Renesas is a 24-pin HWQFN-packaged 16-bit RL78/G13 microcontroller with 32 KB flash, 2 KB RAM, and 4 KB data flash, operating from 1.6–5.5 V at -40°C to +85°C. It delivers 41 DMIPS at 32 MHz, features ultra-low power consumption (66 μA/MHz active, 0.57 μA RTC+LVD), and integrates 10-bit ADC (6 channels), RTC, UART, I²C, CSI, and 16-bit timers for embedded control in space-constrained industrial and consumer devices.
For engineers reviewing the R5F1007CANA#W0 datasheet, R5F1007CANA#W0 pinout, R5F1007CANA#W0 application, or R5F1007CANA#W0 equivalent, key selection criteria include its 24-pin HWQFN footprint, integrated data flash with background operation, low-power STOP/HALT/SNOOZE modes, and support for LIN-bus via UART - critical for battery-powered sensor nodes and motor control modules.
Technical Context
The R5F1007CANA#W0 implements the RL78 CPU core with a 3-stage CISC pipeline, supporting instruction execution times from 0.03125 μs (32 MHz high-speed mode) to 30.5 μs (32.768 kHz subsystem clock). Its memory architecture includes separate code flash (32 KB), data flash (4 KB), and RAM (2 KB), with self-programming capability and flash shield window security.
Peripherals are tightly coupled to low-power operation: the 10-bit ADC operates across full VDD range (1.6–5.5 V) with internal 1.45 V reference and temperature sensor; real-time clock provides calendar functionality with alarm and correction; and DMA controller supports 2-channel transfers with 2-clock latency between SFR and RAM.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | RL78 16-bit CISC with 3-stage pipeline, 41 DMIPS @ 32 MHz |
| Memory Configuration | 32 KB code flash + 4 KB data flash + 2 KB RAM; block size 1 KB |
| Power Consumption | 66 μA/MHz active; 0.57 μA in STOP mode with RTC + LVD enabled |
| Analog Peripherals | 10-bit ADC with 6 input channels, internal 1.45 V reference, and on-chip temperature sensor |
| Digital Interfaces | UART/LIN ×2, I²C ×3, CSI (SPI-compatible) ×2, 16-bit timer ×8, RTC with calendar/alarm |
| Operating Range | 1.6–5.5 V supply; -40°C to +85°C ambient (A-grade industrial) |
| Package & Pin Count | HWQFN-24, 4 mm × 4 mm, 0.5 mm pitch, 24 terminals |
Pinout & Package
Package: HWQFN-24 (4 mm × 4 mm, 0.5 mm pitch, exposed thermal pad).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VSS | Ground reference | Primary digital ground; must be connected to PCB ground plane for noise immunity |
| VDD | Power supply | Single 1.6–5.5 V supply for core and I/O; decoupling capacitor required near pin |
| P10/SCK00/SCL00 | Multi-function I/O | Configurable as SPI clock, I²C clock, or general-purpose port; supports open-drain for I²C bus |
| P11/SI00/RxD0/TOOLRxD/SDA00 | Multi-function I/O | Supports SPI data-in, UART receive, debug interface, and I²C data - enables shared debug/comm lines |
| P12/SO00/TxD0/TOOLTxD/SDA00 | Multi-function I/O | Provides SPI data-out, UART transmit, debug output, and I²C data - simplifies firmware update paths |
| P13/INTP0/TOOLCLK | Interrupt/Debug | Dedicated external interrupt input and debug clock input; enables low-latency wake-up and SWD synchronization |
| P20/ANI0/AVREFP | Analog input | ADC channel 0 input and positive analog reference voltage terminal; requires stable AVREFP for precision measurements |
| P21/ANI1/AVREFM | Analog input | ADC channel 1 input and negative analog reference voltage terminal; forms differential reference pair with P20 |
| P22/ANI2 | Analog input | ADC channel 2 input only; supports single-ended sensing without reference pins |
| P23/ANI3 | Analog input | ADC channel 3 input; shares same analog domain as P20–P22 for consistent biasing |
| P24/ANI4 | Analog input | ADC channel 4 input; usable with internal temperature sensor for system health monitoring |
| P25/ANI5 | Analog input | ADC channel 5 input; last of six dedicated analog inputs for multi-sensor applications |
| P30/INTP1 | Interrupt input | Second external interrupt pin; supports edge-triggered wake-up from low-power modes |
| P31/INTP2 | Interrupt input | Third external interrupt pin; configurable for rising/falling edge detection in STOP mode |
| P32/INTP3 | Interrupt input | Fourth external interrupt pin; enables responsive event handling in battery-operated systems |
| P33/INTP4 | Interrupt input | Fifth external interrupt pin; supports debounced mechanical switch inputs |
| P34/INTP5 | Interrupt input | Sixth external interrupt pin; allows concurrent monitoring of multiple status signals |
| P35/INTP6 | Interrupt input | Seventh external interrupt pin; extends interrupt capacity beyond standard peripheral IRQs |
| P36/INTP7 | Interrupt input | Eighth external interrupt pin; supports high-priority fault detection in safety-critical functions |
| P37/INTP8 | Interrupt input | Ninth external interrupt pin; enables scalable input expansion without GPIO multiplexing overhead |
| RESET | Reset input | Active-low reset pin; accepts external reset signal or internal POR/LVD assertion |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low power STOP mode | 0.57 μA current draw with RTC and LVD active - extends battery life in always-on sensors |
| Data flash background operation (BGO) | Allows program execution from code flash while rewriting data flash - enables seamless firmware updates |
| On-chip debug interface | Single-wire debug (SWD) via TOOLRxD/TOOLTxD/TOOLCLK - eliminates need for dedicated JTAG header |
| Integrated LIN-bus support | UART peripheral with automatic LIN break detection and sync field generation - reduces external transceiver count |
| Hardware multiplier/divider | 16×16→32-bit multiply and 32÷32→32-bit divide in single-cycle - accelerates motor control algorithms |
| Temperature sensor + reference | On-die temperature sensor with 1.45 V internal reference - enables self-calibration and thermal compensation |
Applications
| Smart Thermostat Control | Industrial Motor Drive Interface |
|---|---|
Use Scenario: Compact wall-mounted HVAC controller measuring ambient temperature/humidity and driving relay-based valve actuators. IC Role / Device Role / Timing Role: Main system controller executing PID loop, managing user interface, and communicating via UART to HVAC main unit. Use Value: Low-power STOP mode enables >5-year coin-cell operation; integrated ADC and RTC eliminate external components. | Use Scenario: Brushless DC motor driver board requiring position feedback, current sensing, and commutation timing. IC Role / Device Role / Timing Role: Real-time motor control unit generating PWM signals, sampling current via ADC, and synchronizing with Hall sensor inputs. Use Value: Hardware multiplier accelerates Clarke/Park transforms; 16-bit timers provide precise phase-aligned PWM outputs. |
| Wireless Sensor Node | Home Appliance Power Management |
Use Scenario: Battery-powered environmental monitor transmitting CO₂, VOC, and air quality data over BLE gateway. IC Role / Device Role / Timing Role: Sensor hub aggregating data, performing basic preprocessing, and managing sleep/wake cycles before wireless transmission. Use Value: 0.57 μA STOP mode minimizes quiescent drain; data flash BGO enables logging during active sensing. | Use Scenario: Microwave oven control panel managing keypad scan, display backlight, door interlock, and cooking timer. IC Role / Device Role / Timing Role: Primary appliance controller handling safety-critical interlocks, real-time cooking countdown, and user input processing. Use Value: LVD with 14-level programmable threshold ensures safe shutdown during brownout; RTC maintains accurate cooking time across power cycles. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F1007DANA#W0 | 48 KB flash, 3 KB RAM, 4 KB data flash; identical package and peripheral set | Higher memory headroom for larger firmware or extended data logging | Select when application requires >32 KB code space or additional RAM for buffering |
| R5F1017CANA#W0 | No data flash (0 KB); otherwise identical flash/RAM/peripherals/package | Eliminates background data rewrite capability; reduces cost where non-volatile parameter storage is unnecessary | Select when configuration parameters are stored externally or infrequently updated |
Compared with R5F1007CANA#W0, R5F1007DANA#W0 offers scalable memory for feature-rich firmware, while R5F1017CANA#W0 removes data flash to lower BOM cost - both retain identical low-power behavior, pinout, and peripheral timing, enabling drop-in replacement where memory requirements align.
Availability
R5F1007CANA#W0 is available at Aetrix Electronics and suitable for smart thermostat control, industrial motor drive interface, wireless sensor node, and home appliance power management requiring stable component supply and long-term industrial-grade availability.
Supply support for R5F1007CANA#W0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G13 family targets cost-sensitive, ultra-low-power embedded applications - designed to replace legacy 8-bit MCUs with enhanced performance, integrated peripherals, and simplified power management for consumer and industrial control.
FAQ
What is the maximum operating frequency and corresponding performance of the R5F1007CANA#W0?
The R5F1007CANA#W0 operates up to 32 MHz using its high-speed on-chip oscillator, delivering 41 DMIPS of processing performance. Its minimum instruction execution time is 0.03125 μs at this speed, and it supports dynamic clock scaling down to 32.768 kHz for ultra-low-power RTC operation with 30.5 μs instruction time. This dual-speed capability enables adaptive power/performance trade-offs in real-time applications.
Does the R5F1007CANA#W0 support LIN communication, and how is it implemented?
Yes, the R5F1007CANA#W0 supports LIN communication through its UART peripheral, which includes hardware-assisted LIN features such as automatic break detection, sync field generation, and checksum calculation. No external LIN transceiver is required for basic implementation - only a compliant physical layer driver is needed. The UART's LIN mode is fully compatible with LIN 2.2 and supports both master and slave configurations.
What are the data retention and endurance specifications for the on-chip data flash in the R5F1007CANA#W0?
The R5F1007CANA#W0 includes 4 KB of on-chip data flash rated for 1,000,000 write/erase cycles (typical) with data retention guaranteed for 20 years at 85°C. Rewrites can be performed across the full VDD range (1.8–5.5 V), and background operation (BGO) allows concurrent code execution and data flash programming - essential for robust firmware updates and parameter logging.
Can the R5F1007CANA#W0 operate from a single 1.8 V supply, and what peripherals remain functional?
Yes, the R5F1007CANA#W0 supports operation from 1.6 V to 5.5 V, including 1.8 V. At 1.8 V, all core peripherals function: 10-bit ADC (with internal 1.45 V reference), RTC, UART, I²C, CSI, 16-bit timers, and DMA. However, the high-speed on-chip oscillator is limited to ≤8 MHz below 2.7 V; for full 32 MHz operation, VDD ≥ 2.7 V is required per datasheet specifications.
How does the R5F1007CANA#W0 handle reset and power-supply monitoring?
The R5F1007CANA#W0 integrates an on-chip power-on-reset (POR) circuit and a programmable voltage detector (LVD) with 14 selectable threshold levels (1.6–4.2 V). The LVD can generate either interrupt or reset events, enabling flexible brownout response - e.g., save critical data before reset or trigger graceful shutdown. Both POR and LVD are active across the full operating temperature range (-40°C to +85°C).
R5F1007CANA#W0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 24-WFQFN Exposed Pad
- Series:
- RL78/G13
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 15
- Program Memory Size:
- 32KB (32K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 2K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 6x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F1007CANA#W0 FAQ
1.How can I place an order for R5F1007CANA#W0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F1007CANA#W0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F1007CANA#W0 reliable?
The price and inventory of R5F1007CANA#W0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F1007CANA#W0 is usually 5 days.
3.What payment methods are accepted for R5F1007CANA#W0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F1007CANA#W0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F1007CANA#W0?
R5F1007CANA#W0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F1007CANA#W0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F1007CANA#W0?
For technical support, including R5F1007CANA#W0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F1007CANA#W0 requirements.
6.How does Aetrix verify that R5F1007CANA#W0 is sourced from the original manufacturer or authorized distributors?
All R5F1007CANA#W0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F1007CANA#W0 meets industry standards.
7.What is the process for return or replacement of R5F1007CANA#W0?
All R5F1007CANA#W0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F1007CANA#W0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F1007CANA#W0 part is unused and in its original packaging.
Return procedure for R5F1007CANA#W0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F1007CANA#W0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

