Renesas R5F100AFDSP#V0
- Part No.:
- R5F100AFDSP#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 30-LSSOP (0.240", 6.10mm Width)
- Datasheet:
-
R5F100AFDSP#V0.pdf
- Description:
- IC MCU 16BIT 96KB FLASH 30LSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,749
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F100AFDSP#V0 from Renesas is a 30-pin LSSOP-packaged 16-bit RL78/G13 microcontroller with 96 KB flash, 4 KB data flash, and 4 KB RAM, operating from 1.6–5.5 V at up to 32 MHz (41 DMIPS), optimized for ultra-low-power consumer applications (−40°C to +85°C) such as smart home sensors and battery-powered industrial controls.
For engineers reviewing the R5F100AFDSP#V0 datasheet, R5F100AFDSP#V0 pinout, R5F100AFDSP#V0 application, or R5F100AFDSP#V0 equivalent, key selection criteria include its 30-pin LSSOP-30 package, integrated RTC + LVD, 10-bit 26-channel ADC, and support for SNOOZE mode (66 μA/MHz active, 0.57 μA in RTC+LVD-only operation).
Technical Context
The R5F100AFDSP#V0 implements the RL78 CPU core with CISC architecture and 3-stage pipeline, enabling configurable instruction execution time from 0.03125 μs (32 MHz high-speed oscillator) to 30.5 μs (32.768 kHz subsystem clock). It integrates a 12-bit interval timer, real-time clock with calendar/alarm, and watchdog timer with dedicated low-speed on-chip oscillator.
Its peripheral set includes up to 26 analog inputs for the 10-bit ADC, 3–10 I²C channels, 2–4 UART/LIN interfaces, and 2–8 CSI (SPI-compatible) channels - all accessible within its 30-pin LSSOP footprint while maintaining HALT/STOP/SNOOZE power modes and on-chip debug functionality.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC CPU with 3-stage pipeline and 1 MB address space |
| Max Clock | 32 MHz (41 DMIPS); high-accuracy ±1.0% on-chip oscillator supports 1–32 MHz selection |
| Memory | 96 KB code flash (1 KB blocks), 4 KB data flash (1M write cycles), 4 KB RAM |
| Power | 1.6–5.5 V supply; 66 μA/MHz active current; 0.57 μA in RTC+LVD-only STOP mode |
| Analog | 10-bit ADC with 26 input channels, internal 1.45 V reference and temperature sensor |
| Timers | Eight 16-bit timers, one 12-bit interval timer, RTC with calendar/alarm/correction, independent watchdog |
| I/O Count | 25 programmable I/O pins (N-ch open drain, TTL input, pull-up options), supporting 1.8/2.5/3.0 V interfacing |
Pinout & Package
Package: 30-pin plastic LSSOP (7.62 mm, 0.65-mm pitch), JEDEC MO-153 compliant, body size 9.7 × 6.0 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Power supply and ground | Dual power domains support stable operation across 1.6–5.5 V; decoupling required per datasheet layout guidelines |
| P00–P07 | General-purpose I/O | Configurable as N-ch open drain (6 V tolerant), TTL input, or with internal pull-up; support key interrupt |
| P10–P17 | Multifunction I/O | Support SCK00/SCL00, SI00/RxD0/TOOLRxD/SDA00, SO00/TxD0/TOOLTxD, etc.; enable SPI/I²C/UART sharing |
| P20–P27 | Analog input / reference | ANI0–ANI7 with AVREFP/AVREFM; enable precision 10-bit ADC measurements without external references |
| RESET | Active-low reset input | Accepts external reset signal; internally tied to on-chip POR and LVD circuits for robust startup |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power operation | 0.57 μA RTC+LVD mode enables decade-scale battery life in coin-cell–powered devices |
| Self-programmable flash | Boot swap and flash shield window functions allow safe field firmware updates without external programmer |
| Background data flash rewrite | BGO enables concurrent program execution and 4 KB data flash rewrites at full VDD range (1.8–5.5 V) |
| Integrated safety functions | On-chip LVD with 14 selectable voltage thresholds and interrupt/reset options for brown-out protection |
| Flexible clock system | High-accuracy ±1.0% on-chip oscillator eliminates need for external crystal in cost-sensitive designs |
Applications
| Smart Home Sensor Node | Industrial Remote Monitor |
|---|---|
Use Scenario: Battery-powered temperature/humidity sensor transmitting data via UART-to-LoRaWAN gateway. IC Role / Device Role / Timing Role: Main controller executing sensor acquisition, calibration, low-power scheduling, and serial protocol framing. Use Value: SNOOZE mode reduces average current to <1.2 μA between 30-second readings; integrated RTC ensures precise wake timing. | Use Scenario: DIN-rail mounted environmental monitor logging data to SD card via SPI while running on 24 V DC-DC converted to 3.3 V. IC Role / Device Role / Timing Role: System manager handling ADC sampling, SD card FAT32 writes, and watchdog supervision. Use Value: 26-channel 10-bit ADC supports simultaneous multi-sensor inputs; BGO allows logging during active measurement cycles. |
| White Goods Control Panel | Medical Wearable Interface |
Use Scenario: Front-panel controller for washing machine UI with touch keys, LED indicators, and buzzer feedback. IC Role / Device Role / Timing Role: Dedicated UI processor managing capacitive touch detection, LED dimming, and audible alerts. Use Value: On-chip key interrupt and buzzer output controller eliminate external components; 25 GPIOs support direct LED/buzzer/key matrix drive. | Use Scenario: Pulse oximeter sub-system acquiring analog PPG signals, computing SpO₂, and communicating via UART to host MCU. IC Role / Device Role / Timing Role: Signal acquisition and preprocessing engine with analog front-end control and digital filtering. Use Value: Internal 1.45 V reference and temperature sensor enable drift-compensated ADC measurements without external ICs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F100BF DSP#V0 | 128 KB flash, 8 KB data flash, 8 KB RAM; same 30-pin LSSOP package and peripherals | Higher memory capacity supports larger firmware with OTA update partitions and extended data logging | Select when firmware exceeds 96 KB or data retention requirements exceed 4 KB |
| R5F101AF DSP#V0 | No data flash (0 KB); otherwise identical flash/RAM/peripherals/package; same -40°C to +85°C rating | Suitable for fixed-function applications where field updates are unnecessary and cost reduction is critical | Select when self-programming and background data rewriting are not required |
Compared with R5F100BF DSP#V0 and R5F101AF DSP#V0, the R5F100AFDSP#V0 balances memory resources and data retention capability for mid-complexity embedded systems-offering sufficient flash for feature-rich firmware while retaining essential data flash for configuration storage and wear-leveling.
Availability
R5F100AFDSP#V0 is available at Aetrix Electronics and suitable for smart home sensor nodes, industrial remote monitors, and white goods control panels requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for R5F100AFDSP#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader delivering microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G13 product line delivers true low-power 16-bit MCUs targeting cost-sensitive, battery-operated, and general-purpose embedded applications demanding high integration, robustness, and long-term supply stability.
FAQ
What is the maximum operating frequency and performance of the R5F100AFDSP#V0?
The R5F100AFDSP#V0 operates at up to 32 MHz with a peak performance of 41 DMIPS. Its RL78 CPU core achieves this using a 3-stage pipeline and high-accuracy on-chip oscillator (±1.0% over −20°C to +85°C). The R5F100AFDSP#V0 maintains consistent timing across voltage (1.6–5.5 V) and temperature (−40°C to +85°C) ranges, making it suitable for deterministic real-time control tasks in the R5F100AFDSP#V0 design.
Does the R5F100AFDSP#V0 include an integrated analog-to-digital converter, and what are its key specs?
Yes, the R5F100AFDSP#V0 integrates a 10-bit successive-approximation ADC with up to 26 analog input channels. It supports internal 1.45 V reference voltage and on-chip temperature sensing (enabled only in HS mode). The ADC operates across the full supply range (1.6–5.5 V) and delivers typical INL of ±1 LSB. This capability is fully implemented in the R5F100AFDSP#V0 silicon and documented in the RL78/G13 datasheet Rev. 3.80.
What power-saving modes does the R5F100AFDSP#V0 support, and what are their typical current draws?
The R5F100AFDSP#V0 supports HALT, STOP, and SNOOZE modes. In STOP mode with only RTC and LVD active, it draws 0.57 μA typical. Active-mode current is 66 μA/MHz at 32 MHz. SNOOZE mode enables peripheral operation (e.g., ADC conversion, UART receive) while CPU remains halted, reducing average power in duty-cycled applications. These values are measured and specified for the R5F100AFDSP#V0 under standard test conditions in the official datasheet.
Is the R5F100AFDSP#V0 pin-compatible with other RL78/G13 variants in the same package?
Yes, all RL78/G13 devices in the 30-pin LSSOP package-including R5F100AFDSP#V0, R5F100BF DSP#V0, and R5F101AF DSP#V0-share identical pinouts and electrical characteristics. This allows hardware reuse across memory variants and simplifies migration paths. Pin compatibility is guaranteed by Renesas' package-level design consistency and verified in the RL78/G13 pin configuration diagrams (Page 13, Rev. 3.80).
What debug and programming interfaces are supported by the R5F100AFDSP#V0?
The R5F100AFDSP#V0 supports on-chip debugging via the single-wire debug interface (SWD) using the TOOLRxD/TOOLTxD pins (P11/P12), compatible with Renesas E2 emulator and CS+ IDE. It also supports self-programming via on-chip boot ROM, enabling firmware updates through UART or other serial interfaces without external programmers. This debug architecture is integral to the R5F100AFDSP#V0 and confirmed in Section 1.1 and Section 22 of the RL78/G13 datasheet.
R5F100AFDSP#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 30-LSSOP (0.240", 6.10mm Width)
- Series:
- RL78/G13
- Packaging:
- Tray
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 21
- Program Memory Size:
- 96KB (96K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 8K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 8x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F100AFDSP#V0 FAQ
1.How can I place an order for R5F100AFDSP#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F100AFDSP#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F100AFDSP#V0 reliable?
The price and inventory of R5F100AFDSP#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F100AFDSP#V0 is usually 5 days.
3.What payment methods are accepted for R5F100AFDSP#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F100AFDSP#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F100AFDSP#V0?
R5F100AFDSP#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F100AFDSP#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F100AFDSP#V0?
For technical support, including R5F100AFDSP#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F100AFDSP#V0 requirements.
6.How does Aetrix verify that R5F100AFDSP#V0 is sourced from the original manufacturer or authorized distributors?
All R5F100AFDSP#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F100AFDSP#V0 meets industry standards.
7.What is the process for return or replacement of R5F100AFDSP#V0?
All R5F100AFDSP#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F100AFDSP#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F100AFDSP#V0 part is unused and in its original packaging.
Return procedure for R5F100AFDSP#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F100AFDSP#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
