Renesas R5F100GDGNA#U0
- Part No.:
- R5F100GDGNA#U0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 48-WFQFN Exposed Pad
- Datasheet:
-
R5F100GDGNA#U0.pdf
- Description:
- IC MCU 16BIT 48KB FLASH 48HWQFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,977
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F100GDGNA#U0 from Renesas is a 48-pin HWQFN-packaged 16-bit RL78/G13 microcontroller with 128 KB flash, 8 KB data flash, and 12 KB RAM, operating from 1.6 V to 5.5 V at up to 32 MHz (41 DMIPS), featuring ultra-low-power modes (0.57 μA RTC+LVD), 10-bit ADC (26 channels), and integrated real-time clock - deployed in industrial sensor nodes and battery-powered control modules.
For engineers reviewing the R5F100GDGNA#U0 datasheet, R5F100GDGNA#U0 pinout, R5F100GDGNA#U0 application, or R5F100GDGNA#U0 equivalent, key selection criteria include its industrial-grade temperature range (−40°C to +105°C), on-chip debug support, self-programmable flash with boot swap, and hardware DMA for low-CPU-overhead peripheral data movement.
Technical Context
The R5F100GDGNA#U0 implements the RL78 CPU core with 3-stage pipeline CISC architecture, supporting instruction execution times from 0.03125 μs (32 MHz high-speed mode) to 30.5 μs (32.768 kHz subsystem clock). It integrates dual-clock domains: high-accuracy ±1.0% on-chip oscillator (selectable 1–32 MHz) and dedicated low-speed oscillator for watchdog/RTC.
Its peripheral set includes up to 16× 16-bit timers, 3× I²C/Simplified I²C interfaces, 2–4× UART/LIN channels, 2–8× CSI/SPI channels, and background operation-capable data flash (1M rewrite cycles, 1.8–5.5 V programming voltage), enabling concurrent code execution and nonvolatile storage updates.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | RL78 16-bit CISC with 3-stage pipeline, 1 MB address space |
| Max Operating Frequency | 32 MHz (41 DMIPS), with configurable high-speed on-chip oscillator (±1.0% accuracy) |
| Memory | 128 KB code flash (1 KB block size), 8 KB data flash (BGO supported), 12 KB RAM |
| Power Consumption | 66 μA/MHz active; 0.57 μA in STOP mode with RTC + LVD enabled |
| Analog Peripherals | 10-bit ADC with 26 input channels, internal 1.45 V reference, and integrated temperature sensor |
| Operating Temperature | −40°C to +105°C (industrial G-grade qualification) |
| Supply Voltage Range | 1.6 V to 5.5 V - supports direct interface with 1.8 V, 2.5 V, and 3.3 V logic systems |
Pinout & Package
Package: 48-pin HWQFN (7 mm × 7 mm, 0.5 mm pitch), moisture sensitivity level (MSL) 3, RoHS-compliant, thermal pad exposed on underside for enhanced heat dissipation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Power supply and ground | Dual VDD pins (Pins 1, 48) and multiple VSS (Pins 2, 24, 25, 47) enable low-noise analog/digital separation and robust decoupling |
| P00–P07, P10–P17, P20–P27, P30–P37, P40–P47 | General-purpose I/O ports | 48 total I/Os; configurable as N-ch open-drain (6 V tolerant), TTL input, or with on-chip pull-up; supports different-potential interfacing |
| P10/P11 | SPI/I²C/UART multiplexed pins | Shared SCK00/SCL00 (P10) and SI00/RxD0/SDA00 (P11) enable flexible serial peripheral selection without external muxing |
| P20/P21 | Analog inputs / AVREFP/AVREFM | Dedicated analog reference pins (AVREFP/AVREFM) and ADC channel 0/1 inputs - critical for precision measurement accuracy |
| RESET | Active-low reset input | Accepts external reset signal; internally tied to on-chip POR and LVD circuits for autonomous power-fail recovery |
| CLKP/CLKM | External crystal oscillator terminals | Supports 32.768 kHz crystal for RTC calibration and low-power timing; optional external main clock up to 20 MHz |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power STOP mode | 0.57 μA retention with RTC calendar, alarm, and LVD interrupt - enables multi-year battery life in remote sensors |
| Data flash background operation (BGO) | Enables full-speed program execution from flash while rewriting data flash - eliminates latency during firmware logging or parameter updates |
| On-chip debug interface | Fully integrated single-wire debug (SWD) with flash shield window and boot swap - supports secure field firmware updates without external debugger |
| Hardware DMA controller | 4-channel DMA with 2-cycle transfer between SFR and RAM - offloads UART/ADC data movement, reducing CPU utilization by >30% in streaming applications |
| Integrated real-time clock (RTC) | Full calendar (99-year range), alarm, and auto-correction - eliminates need for external RTC IC and associated BOM cost |
| Multi-voltage I/O capability | Direct interface with 1.8 V, 2.5 V, and 3.3 V peripherals without level shifters - simplifies mixed-voltage system design |
Applications
| Industrial Sensor Node | Smart Thermostat Controller |
|---|---|
Use Scenario: Battery-powered environmental monitor collecting temperature, humidity, and CO₂ via analog and digital sensors, transmitting data wirelessly every 5 minutes. IC Role / Device Role / Timing Role: Main system controller executing sensor acquisition, RTC-triggered wake-up, data preprocessing, and low-power wireless stack management. Use Value: 0.57 μA STOP current extends AA battery life beyond 5 years; integrated 10-bit ADC and temperature sensor eliminate external signal conditioning components. |
Use Scenario: Residential HVAC controller with touch interface, local display, and cloud connectivity, requiring precise temperature regulation and energy usage logging. IC Role / Device Role / Timing Role: Central MCU managing PID loop execution, real-time clock-based scheduling, EEPROM-like data flash logging, and user interface responsiveness. Use Value: 8 KB data flash with 1M rewrite cycles stores decades of usage history; BGO allows uninterrupted heating/cooling control during parameter save operations. |
| Programmable Logic Controller (PLC) I/O Module | Medical Infusion Pump Controller |
Use Scenario: DIN-rail mounted I/O expansion module with digital input/output, analog current loop outputs, and Modbus RTU communication. IC Role / Device Role / Timing Role: Real-time I/O coordinator with deterministic timer-driven sampling, UART-based protocol handling, and fault-safe watchdog supervision. Use Value: 16× 16-bit timers provide independent PWM and capture for precise I/O timing; −40°C to +105°C rating ensures reliability in uncontrolled cabinet environments. |
Use Scenario: Safety-critical infusion pump with motor control, pressure sensing, occlusion detection, and audible/visual alarms. IC Role / Device Role / Timing Role: Primary safety controller executing dual-redundant flow rate calculation, LVD-monitored power fail response, and independent watchdog-triggered shutdown. Use Value: On-chip LVD with 14 selectable thresholds enables precise brown-out detection; HALT/STOP modes support fail-safe state retention during brief power dips. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F101GDGNA#U0 | No data flash (0 KB); identical core, peripherals, package, and temperature grade | Suitable where nonvolatile parameter storage is handled externally or not required | Select when eliminating data flash reduces cost and security requirements outweigh embedded NVM needs |
| RL78/G14 R5F104GADFP#V0 | Higher flash (256 KB), larger 48-pin LQFP package, same 105°C rating and peripheral set | Better suited for complex HMI or protocol stack integration requiring more code space | Choose when application firmware exceeds 128 KB or requires LQFP for legacy PCB compatibility |
Compared with R5F100GDGNA#U0, R5F101GDGNA#U0 removes data flash but retains all other capabilities - ideal for cost-sensitive, externally managed configuration systems; RL78/G14 R5F104GADFP#V0 trades HWQFN compactness for greater code density and pin-compatible LQFP layout flexibility.
Availability
R5F100GDGNA#U0 is available at Aetrix Electronics and suitable for industrial sensor nodes, smart thermostat controllers, and programmable logic controller (PLC) I/O modules requiring stable component supply, long-term lifecycle assurance, and automotive-qualified traceability.
Supply support for R5F100GDGNA#U0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and IoT markets.
The RL78/G13 family delivers true low-power performance for general-purpose embedded control - designed specifically for cost-sensitive, battery-operated, and thermally constrained industrial applications demanding high reliability across extended temperature ranges.
FAQ
What is the maximum operating frequency and corresponding performance of the R5F100GDGNA#U0?
The R5F100GDGNA#U0 operates at up to 32 MHz with a peak performance of 41 DMIPS. Its high-accuracy on-chip oscillator supports frequencies from 1 MHz to 32 MHz with ±1.0% tolerance over −20°C to +85°C, and the RL78 core's 3-stage pipeline enables consistent throughput even under dynamic voltage scaling. This makes the R5F100GDGNA#U0 suitable for real-time control loops requiring sub-100 ns timing resolution.
Does the R5F100GDGNA#U0 support in-system programming and secure firmware updates?
Yes, the R5F100GDGNA#U0 supports full in-system programming via its on-chip debug interface and includes flash shield window and boot swap functions. These features allow authenticated firmware updates in the field without erasing the entire flash, and prevent unauthorized access to protected memory regions - essential for maintaining integrity in deployed industrial equipment.
How does the R5F100GDGNA#U0 manage ultra-low-power operation in battery-powered applications?
The R5F100GDGNA#U0 achieves 0.57 μA STOP mode current with RTC and LVD active, and 66 μA/MHz active-mode efficiency. It supports multiple low-power states (HALT, STOP, SNOOZE), programmable LVD thresholds (14 levels), and automatic wake-up from RTC alarm or external interrupt - enabling multi-year operation on coin-cell batteries in wireless sensor endpoints.
What analog capabilities does the R5F100GDGNA#U0 provide for sensor interfacing?
The R5F100GDGNA#U0 integrates a 10-bit ADC with up to 26 input channels, internal 1.45 V reference voltage, and an on-die temperature sensor. It supports simultaneous sampling and conversion with programmable sample-and-hold timing, making it capable of directly digitizing signals from thermistors, strain gauges, and current-loop transmitters without external signal conditioning circuitry.
Is the R5F100GDGNA#U0 pin-compatible with other RL78/G13 variants in the same package?
Yes, all RL78/G13 devices in the 48-pin HWQFN package (e.g., R5F100GAANA#U0, R5F100GGANA#U0) share identical pinouts and electrical characteristics. This allows drop-in replacement across memory configurations (16–512 KB flash) and data flash options (4–8 KB), simplifying design scalability and inventory management for industrial product families.
R5F100GDGNA#U0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 48-WFQFN Exposed Pad
- Series:
- RL78/G13
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 34
- Program Memory Size:
- 48KB (48K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 3K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 10x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F100GDGNA#U0 FAQ
1.How can I place an order for R5F100GDGNA#U0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F100GDGNA#U0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F100GDGNA#U0 reliable?
The price and inventory of R5F100GDGNA#U0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F100GDGNA#U0 is usually 5 days.
3.What payment methods are accepted for R5F100GDGNA#U0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F100GDGNA#U0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F100GDGNA#U0?
R5F100GDGNA#U0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F100GDGNA#U0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F100GDGNA#U0?
For technical support, including R5F100GDGNA#U0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F100GDGNA#U0 requirements.
6.How does Aetrix verify that R5F100GDGNA#U0 is sourced from the original manufacturer or authorized distributors?
All R5F100GDGNA#U0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F100GDGNA#U0 meets industry standards.
7.What is the process for return or replacement of R5F100GDGNA#U0?
All R5F100GDGNA#U0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F100GDGNA#U0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F100GDGNA#U0 part is unused and in its original packaging.
Return procedure for R5F100GDGNA#U0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F100GDGNA#U0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

