Renesas R5F100GKDNA#20
- Part No.:
- R5F100GKDNA#20
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 48-WFQFN Exposed Pad
- Datasheet:
-
R5F100GKDNA#20.pdf
- Description:
- IC MCU 16BIT 384KB FLASH 48HWQFN
- Quantity:
- Payment:

- Shipping:

Inventory:550
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F100GKDNA#20 from Renesas is a 48-pin, HWQFN-packaged 16-bit RL78/G13 microcontroller with 256 KB flash, 8 KB data flash, and 20 KB RAM, operating from 1.6 V to 5.5 V across –40°C to +105°C. It delivers 41 DMIPS at 32 MHz, integrates RTC, 10-bit ADC (24 channels), UART/SPI/I²C interfaces, and ultra-low-power modes (0.57 μA in STOP with RTC+LVD), targeting industrial sensor nodes and battery-powered control systems.
For engineers reviewing the R5F100GKDNA#20 datasheet, R5F100GKDNA#20 pinout, R5F100GKDNA#20 application, or R5F100GKDNA#20 equivalent, key selection criteria include industrial temperature support (–40°C to +105°C), on-chip data flash rewrite endurance (1,000,000 cycles), real-time clock calendar functionality, and hardware DMA for low-CPU-overhead peripheral transfers.
Technical Context
The R5F100GKDNA#20 implements the RL78 CPU core with 3-stage pipeline CISC architecture, supporting instruction execution times from 0.03125 μs (32 MHz high-speed mode) to 30.5 μs (32.768 kHz subsystem clock). It features dual-clock domains: high-speed on-chip oscillator (±1.0% accuracy, selectable 1–32 MHz) and dedicated low-speed oscillator for watchdog and RTC.
Its peripheral set includes up to 16× 16-bit timers, 1× 12-bit interval timer, 1× real-time clock with calendar/alarm/correction, 1× watchdog timer, and serial interfaces-CSI (SPI-compatible), UART/LIN, and I²C-configured across 3–10 channels depending on variant. The device supports background operation during data flash rewriting via BGO.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC CPU with 3-stage pipeline, 41 DMIPS @ 32 MHz |
| Flash Memory | 256 KB code flash (1 KB block size), with erase/write protection and self-programming |
| Data Flash | 8 KB data flash with background operation (BGO), 1,000,000 write cycles (TYP) |
| RAM | 20 KB on-chip RAM, including dedicated areas for flash library use (start address FAF00H) |
| Power & Temp | 1.6–5.5 V supply; industrial temp range –40°C to +105°C (G-grade) |
| Low-Power Modes | HALT (66 μA/MHz), STOP (0.57 μA with RTC+LVD active), SNOOZE |
| Analog Peripherals | 10-bit ADC with 24 input channels, internal 1.45 V reference, and integrated temperature sensor |
Pinout & Package
Package: 48-pin HWQFN (7 × 7 mm, 0.5-mm pitch), moisture sensitivity level (MSL) 3, RoHS-compliant, lead-free.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Power supply and ground | Dual power domains: AVDD/AVSS for analog section; DVDD/DVSS for digital core |
| P00–P07, P10–P17, P20–P27, P30–P37, P40–P47, P50–P57 | General-purpose I/O ports | Up to 42 programmable I/O pins; configurable as N-ch open drain (6 V tolerant), TTL input, or pull-up enabled |
| P20/P21 | Analog inputs / reference | ANI0/AVREFP and ANI1/AVREFM - dedicated analog voltage reference terminals for ADC |
| P10–P13 | Serial interface group 0 | SCK00/SCL00, SI00/RxD0, SO00/TxD0, SS00 - configurable as CSI, UART, or I²C |
| P30–P33 | Serial interface group 1 | SCK10, SI10, SO10, SS10 - second CSI channel supporting SPI-like operation |
| P40–P43 | UART/LIN group | RxD1/TxD1/LINRX/LINTX - supports LIN bus physical layer (ISO 17987) with automatic sync detection |
| P50–P53 | I²C interface | SCL1/SDA1 - full I²C master/slave with arbitration and clock stretching support |
| RESET | Reset input | Active-low reset with internal POR and LVD (14 selectable voltage thresholds) |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power STOP mode | 0.57 μA current draw while maintaining RTC operation and LVD monitoring - enables multi-year battery life in metering applications |
| Background data flash rewrite | Execute code from program memory while erasing/writing data flash - eliminates interrupt latency during firmware updates or logging |
| Hardware DMA controller | 4-channel DMA with 2-cycle transfer between SFR and RAM - offloads CPU for high-throughput ADC sampling or UART streaming |
| Real-time clock with calendar | 99-year calendar, alarm, and auto-correction (±1 ppm adjustment) - eliminates need for external RTC IC in time-stamped logging |
| Multi-protocol serial support | Single peripheral module configurable as CSI (SPI), UART, or I²C - reduces pin count and simplifies PCB routing for mixed-interface designs |
| On-chip debug & security | Fully integrated on-chip debug interface with flash shield window and block erase prohibition - enables secure field firmware updates |
Applications
| Industrial Sensor Node | Smart Energy Meter |
|---|---|
|
Use Scenario: Battery-powered wireless temperature/humidity/pressure node with LoRaWAN backhaul. IC Role / Device Role / Timing Role: Main system controller managing sensor acquisition, data preprocessing, RTC-timestamped storage, and radio interface timing. Use Value: STOP-mode current of 0.57 μA extends 2× AA battery life beyond 5 years; integrated 10-bit ADC and temperature sensor eliminate external signal conditioning. |
Use Scenario: DIN-rail mounted electricity meter with tariff switching, tamper detection, and secure firmware updates. IC Role / Device Role / Timing Role: Primary metrology controller handling pulse counting, EEPROM-backed billing data, and secure boot verification. Use Value: 8 KB data flash with 1M write cycles stores 10+ years of consumption logs; flash shield window prevents unauthorized reprogramming. |
| Programmable Logic Controller (PLC) I/O Module | Industrial HVAC Controller |
|
Use Scenario: DIN-rail mounted digital I/O expansion module with isolated inputs/outputs and Modbus RTU communication. IC Role / Device Role / Timing Role: Protocol handler and GPIO manager interfacing with optocouplers and RS-485 transceivers. Use Value: Hardware DMA enables jitter-free 100 Hz polling of 24 discrete inputs without CPU intervention; UART with LIN support simplifies integration with legacy HVAC networks. |
Use Scenario: Wall-mounted HVAC controller with display, keypad, fan speed regulation, and CO₂ sensor feedback loop. IC Role / Device Role / Timing Role: Real-time system orchestrator managing PWM fan drives, I²C sensor reads, and user interface responsiveness. Use Value: 16× 16-bit timers provide precise 25 kHz PWM for brushless fan control; 24-channel ADC supports simultaneous reading of thermistors, humidity, and CO₂ analog outputs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F101GKDNA#20 | No data flash (0 KB); identical core, peripherals, package, and temp grade | Not suitable for applications requiring nonvolatile parameter storage or firmware update logging | Select when data retention is handled externally or unnecessary - reduces cost and simplifies flash management |
| R5F100GLDNA#20 | Same 256 KB flash, 8 KB data flash, 20 KB RAM, but 64-pin LQFP (12×12 mm, 0.65 mm pitch) | Supports 12 more I/O pins and additional serial channels; requires larger PCB footprint | Choose when design requires >42 GPIOs or extra UART/I²C instances - same firmware compatibility with pin mapping adjustment |
Compared with R5F100GKDNA#20, R5F101GKDNA#20 removes data flash to reduce cost and complexity for fixed-parameter systems, while R5F100GLDNA#20 expands I/O count and serial interface capacity in a larger LQFP package - both retain identical CPU performance, low-power behavior, and industrial temperature rating.
Availability
R5F100GKDNA#20 is available at Aetrix Electronics and suitable for industrial sensor nodes, smart energy meters, PLC I/O modules, and HVAC controllers requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for R5F100GKDNA#20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G13 family targets cost-sensitive, ultra-low-power industrial and consumer applications requiring robust real-time control, integrated analog, and secure firmware update capability - optimized for rapid development with scalable memory and peripheral options.
FAQ
What is the maximum operating frequency and corresponding DMIPS rating for the R5F100GKDNA#20?
The R5F100GKDNA#20 operates at up to 32 MHz using its high-speed on-chip oscillator and achieves 41 DMIPS (Dhrystone MIPS) at that frequency. This performance level is confirmed in the official RL78/G13 datasheet (R01DS0131EJ0380 Rev.3.80) and reflects the efficiency of the 3-stage pipeline RL78 CPU core under typical conditions with cache disabled.
Does the R5F100GKDNA#20 include an integrated temperature sensor, and if so, how is it accessed?
Yes, the R5F100GKDNA#20 includes an integrated temperature sensor accessible via the 10-bit ADC. It is enabled by setting the TSD bit in the ADC Control Register 0 (ADCR0) and selecting the internal temperature sensor channel (ANI25) in the ADC Channel Select Register (ADS). Calibration data is stored in ROM, enabling accurate ambient temperature measurement across the –40°C to +105°C range.
What packaging and moisture sensitivity level (MSL) apply to the R5F100GKDNA#20?
The R5F100GKDNA#20 uses a 48-pin HWQFN package (7 × 7 mm, 0.5-mm pitch) with exposed thermal pad, compliant with JEDEC MSL Level 3. This requires floor life management per J-STD-020 - the device must be soldered within 168 hours after opening the dry pack unless baked according to standard reflow guidelines.
How many serial communication interfaces does the R5F100GKDNA#20 support, and what protocols are implemented?
The R5F100GKDNA#20 supports up to 10 serial channels across three interface types: CSI (SPI-compatible, up to 8 channels), UART/LIN (up to 4 channels, with LIN 2.2/ISO 17987 compliance), and I²C/Simplified I²C (up to 10 channels). These are implemented in shared peripheral modules - e.g., P10–P13 can serve as SCK00/SI00/SO00/SS00 (CSI) or SCL00/SDA00 (I²C) - requiring configuration via the Serial Array Unit (SAU) registers.
Is the R5F100GKDNA#20 compatible with Renesas' E2 studio and CS+ development environments?
Yes, the R5F100GKDNA#20 is fully supported in Renesas' E2 studio IDE and CS+ integrated development environment. Both tools provide device-specific startup code, peripheral register views, flash programming, and debugging via the on-chip debug interface. The device is listed in the RL78/G13 device database with validated linker scripts, HAL drivers, and sample projects for ADC, RTC, and serial communication.
R5F100GKDNA#20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 48-WFQFN Exposed Pad
- Series:
- RL78/G13
- Packaging:
- Tray
- Product Status:
- Last Time Buy
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 34
- Program Memory Size:
- 384KB (384K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 24K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 10x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F100GKDNA#20 FAQ
1.How can I place an order for R5F100GKDNA#20 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F100GKDNA#20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F100GKDNA#20 reliable?
The price and inventory of R5F100GKDNA#20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F100GKDNA#20 is usually 5 days.
3.What payment methods are accepted for R5F100GKDNA#20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F100GKDNA#20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F100GKDNA#20?
R5F100GKDNA#20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F100GKDNA#20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F100GKDNA#20?
For technical support, including R5F100GKDNA#20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F100GKDNA#20 requirements.
6.How does Aetrix verify that R5F100GKDNA#20 is sourced from the original manufacturer or authorized distributors?
All R5F100GKDNA#20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F100GKDNA#20 meets industry standards.
7.What is the process for return or replacement of R5F100GKDNA#20?
All R5F100GKDNA#20 units undergo pre-shipment inspection (PSI). If there is an issue with R5F100GKDNA#20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F100GKDNA#20 part is unused and in its original packaging.
Return procedure for R5F100GKDNA#20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F100GKDNA#20 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

