Renesas R5F100GLANA#U0
- Part No.:
- R5F100GLANA#U0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 48-WFQFN Exposed Pad
- Datasheet:
-
R5F100GLANA#U0.pdf
- Description:
- IC MCU 16BIT 512KB FLASH 48HWQFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,590
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F100GLANA#U0 from Renesas is a 48-pin HWQFN-packaged RL78/G13 16-bit microcontroller with 128 KB flash, 8 KB data flash, 12 KB RAM, 32 MHz max CPU speed, and industrial-grade operation up to +105°C. It integrates RTC, 10-bit ADC (26 channels), UART/SPI/I²C interfaces, 16-bit timers, and ultra-low-power modes (0.57 μA in STOP with RTC+LVD) for battery-powered sensor nodes and motor control.
For engineers reviewing the R5F100GLANA#U0 datasheet, R5F100GLANA#U0 pinout, R5F100GLANA#U0 application, or R5F100GLANA#U0 equivalent, key selection criteria include its 48-pin HWQFN-0.5mm pitch package, 128 KB code flash with self-programming, 10-bit ADC resolution with internal reference, real-time clock calendar function, and support for LIN-bus via UART.
Technical Context
The R5F100GLANA#U0 implements the RL78 CPU core with CISC architecture and 3-stage pipeline, enabling 41 DMIPS at 32 MHz. Its memory subsystem includes 128 KB on-chip flash (1 KB block size), 8 KB data flash supporting background operation (BGO) and 1M rewrite cycles, and 12 KB SRAM.
Peripherals include up to 26-channel 10-bit ADC with internal 1.45 V reference and temperature sensor, 8× 16-bit timers, 1× real-time clock with calendar/alarm/correction, 2–4 channel DMA, and serial interfaces: CSI (SPI-compatible), UART/LIN, and I²C - all configurable across multiple pins with programmable drive strength and pull-up options.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC CPU with 3-stage pipeline, 41 DMIPS @ 32 MHz |
| Flash Memory | 128 KB code flash with 1 KB erase blocks, security lock, and boot swap |
| Data Flash | 8 KB with background operation (BGO), 1,000,000 write cycles, VDD = 1.8–5.5 V |
| RAM | 12 KB on-chip SRAM, including dedicated areas for flash library use (FF300H) |
| ADC | 10-bit resolution, 26 input channels, internal 1.45 V reference, integrated temperature sensor |
| Operating Temp | −40°C to +105°C (Industrial G-grade), supports extended ambient reliability |
| Low-Power Modes | HALT (66 μA/MHz), STOP (0.57 μA with RTC+LVD active), SNOOZE |
Pinout & Package
Package: 48-pin HWQFN (7 × 7 mm, 0.5-mm pitch), wettable flank, RoHS-compliant, thermal pad exposed on underside.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Power supply and ground | Dual VDD/VSS pairs ensure stable core/peripheral rail decoupling; thermal pad improves heat dissipation |
| P00–P07 | General-purpose I/O | Configurable as N-ch open drain (6 V tolerant), TTL input, or with internal pull-up; support different-potential interfacing |
| P10–P17 | Multi-function I/O | Support SCK00/SCL00, SI00/RxD0/TOOLRxD/SDA00, SO00/TxD0/TOOLTxD, etc.; enable hardware debug and LIN communication |
| P20–P27 | Analog input / AVREF | ANI0–ANI7 with AVREFP/AVREFM; allow ratiometric measurement using internal 1.45 V reference |
| RESET | Active-low reset input | Accepts external reset; internally tied to on-chip POR and LVD circuits with 14-level voltage detection |
| CLKP/CLKN | Crystal oscillator inputs | Support external crystal (up to 20 MHz) or ceramic resonator; optional high-speed on-chip oscillator (32 MHz ±1.0%) |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low power STOP mode | 0.57 μA current draw while maintaining RTC and LVD functionality - enables multi-year battery life in metering |
| Self-programmable flash | On-the-fly reprogramming of code/data flash with boot swap and flash shield window - supports field firmware updates |
| Hardware LIN support | UART peripheral with automatic LIN break detection and sync field generation - eliminates software timing overhead |
| Integrated temperature sensor | Calibrated on-die sensor usable via ADC channel ANI25 - enables system thermal monitoring without external components |
| Real-time clock calendar | Full BCD calendar (99-year range), alarm, and auto-correction - suitable for time-stamped logging and scheduling |
Applications
| Smart Energy Metering | Industrial Motor Control |
|---|---|
Use Scenario: Residential electricity/water/gas meters requiring long-life battery operation and tamper-resistant firmware updates. IC Role / Device Role / Timing Role: Main system controller managing metrology ADC sampling, RTC-based billing intervals, secure flash updates, and optical/IR communication. Use Value: 0.57 μA STOP mode extends battery life beyond 10 years; 128 KB flash accommodates dual firmware images for safe over-the-air updates. | Use Scenario: Brushless DC (BLDC) motor drives in HVAC blowers or industrial pumps needing precise commutation timing and fault protection. IC Role / Device Role / Timing Role: Real-time motor controller executing FOC algorithms, capturing hall-sensor/encoder feedback, and driving gate drivers via PWM outputs. Use Value: 8× 16-bit timers with dead-time insertion and complementary output support enable robust 3-phase PWM generation; 10-bit ADC resolves current sensing with <1% error. |
| Home Appliance UI | Factory Automation Sensor Node |
Use Scenario: Touch-enabled control panels in washing machines or ovens requiring low EMI, capacitive touch, and display backlight control. IC Role / Device Role / Timing Role: User interface processor handling capacitive touch scanning, LED/buzzer feedback, and SPI-driven segment LCD or OLED display. Use Value: On-chip key interrupt and clock output/buzzer controller reduce BOM count; 26 ADC channels support simultaneous touch + temperature + voltage monitoring. | Use Scenario: Wireless vibration/temperature/pressure sensor nodes deployed in predictive maintenance systems with edge processing. IC Role / Device Role / Timing Role: Edge intelligence node performing local FFT analysis on accelerometer data, storing event logs in data flash, and waking only on threshold-triggered interrupts. Use Value: Background data flash writes (BGO) allow continuous logging during active computation; SNOOZE mode enables low-latency wake-up from analog comparator events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F101GLANA#U0 | No data flash (0 KB); identical core, peripherals, and package | Suitable where firmware updates are handled externally or infrequently | Select when data logging or parameter storage is unnecessary - reduces cost and simplifies flash management |
| R5F100GLAFA#V0 | LQFP-48 (7×7 mm, 0.5-mm pitch) instead of HWQFN; same memory/peripherals | Better suited for prototyping or manual assembly due to gull-wing leads | Choose for lab validation or low-volume production where reflow compatibility with QFN is constrained |
Compared with R5F100GLANA#U0, R5F101GLANA#U0 removes data flash but retains full code flash and peripheral set - ideal for fixed-function control; R5F100GLAFA#V0 offers identical functionality in LQFP for easier inspection and hand-soldering, trading thermal performance for assembly flexibility.
Availability
R5F100GLANA#U0 is available at Aetrix Electronics and suitable for smart metering, industrial motor control, home appliance UI, and factory automation sensor nodes requiring stable component supply, long-term lifecycle assurance, and industrial temperature compliance.
Supply support for R5F100GLANA#U0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G13 product line delivers true low-power 16-bit MCUs optimized for cost-sensitive, battery-operated, and industrial control applications - emphasizing energy efficiency, integrated peripherals, and functional safety readiness.
FAQ
What is the maximum operating frequency and DMIPS rating of the R5F100GLANA#U0?
The R5F100GLANA#U0 operates at up to 32 MHz with a peak performance of 41 DMIPS. This is achieved using the RL78 CPU core's 3-stage pipeline and high-speed on-chip oscillator (±1.0% accuracy across VDD = 1.8–5.5 V and TA = −20 to +85°C). The R5F100GLANA#U0 maintains this performance while consuming only 66 μA per MHz in active mode, making it suitable for compute-constrained yet power-sensitive applications like portable instrumentation.
Does the R5F100GLANA#U0 support LIN bus communication natively?
Yes, the R5F100GLANA#U0 supports LIN bus communication through its UART peripheral, which includes dedicated LIN-mode features such as automatic break detection, sync field generation, and checksum calculation. These hardware-accelerated functions offload timing-critical tasks from firmware, ensuring reliable frame transmission and reception without CPU intervention - a key advantage in automotive body electronics and industrial sub-networks using R5F100GLANA#U0.
What is the purpose and capacity of the data flash memory in the R5F100GLANA#U0?
The R5F100GLANA#U0 includes 8 KB of dedicated data flash memory designed for nonvolatile parameter storage, calibration data, and event logs. It supports background operation (BGO), allowing program execution from main flash while rewriting data flash, and guarantees 1,000,000 write cycles at VDD = 1.8–5.5 V. This capability enables robust field updates and runtime configuration persistence - critical for applications like smart meters and industrial controllers relying on R5F100GLANA#U0.
How does the R5F100GLANA#U0 achieve ultra-low power consumption in STOP mode?
The R5F100GLANA#U0 achieves 0.57 μA in STOP mode by powering down the CPU, flash, and most peripherals while retaining operation of the real-time clock (RTC), low-voltage detector (LVD), and RAM retention. This state is entered via software command and exited by RTC alarm, LVD interrupt, or external pin wakeup - enabling decade-long battery life in applications such as utility meters and wireless sensors using R5F100GLANA#U0.
Is the R5F100GLANA#U0 pin-compatible with other RL78/G13 variants in the same package?
Yes, the R5F100GLANA#U0 is pin-compatible with all 48-pin HWQFN variants of the RL78/G13 family (e.g., R5F100FLANA#U0, R5F100JLANA#U0), sharing identical pin functions, electrical characteristics, and footprint. This allows scalable design reuse - for example, upgrading from 96 KB to 128 KB flash without PCB revision - provided peripheral usage aligns with the specific variant's feature set and memory map defined in the R5F100GLANA#U0 datasheet.
R5F100GLANA#U0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 48-WFQFN Exposed Pad
- Series:
- RL78/G13
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 34
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 10x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F100GLANA#U0 FAQ
1.How can I place an order for R5F100GLANA#U0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F100GLANA#U0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F100GLANA#U0 reliable?
The price and inventory of R5F100GLANA#U0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F100GLANA#U0 is usually 5 days.
3.What payment methods are accepted for R5F100GLANA#U0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F100GLANA#U0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F100GLANA#U0?
R5F100GLANA#U0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F100GLANA#U0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F100GLANA#U0?
For technical support, including R5F100GLANA#U0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F100GLANA#U0 requirements.
6.How does Aetrix verify that R5F100GLANA#U0 is sourced from the original manufacturer or authorized distributors?
All R5F100GLANA#U0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F100GLANA#U0 meets industry standards.
7.What is the process for return or replacement of R5F100GLANA#U0?
All R5F100GLANA#U0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F100GLANA#U0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F100GLANA#U0 part is unused and in its original packaging.
Return procedure for R5F100GLANA#U0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F100GLANA#U0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

