Renesas R5F100MJGFA#X0
- Part No.:
- R5F100MJGFA#X0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 80-LQFP
- Datasheet:
-
R5F100MJGFA#X0.pdf
- Description:
- IC MCU 16BIT 256KB FLASH 80LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,337
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F100MJGFA#X0 from Renesas is a 80-pin LQFP-0.65mm MCU in the RL78/G13 family, featuring 256 KB flash, 8 KB data flash, 20 KB RAM, 32 MHz max CPU speed (41 DMIPS), and ultra-low-power operation (66 μA/MHz active, 0.57 μA RTC+LVD mode). It integrates 16-bit timers, 10-bit ADC (26 channels), UART/LIN, I²C, CSI, RTC with calendar, and operates from 1.6–5.5 V across –40°C to +105°C for industrial control and sensor node applications.
For engineers reviewing the R5F100MJGFA#X0 datasheet, R5F100MJGFA#X0 pinout, R5F100MJGFA#X0 application, or R5F100MJGFA#X0 equivalent, key selection criteria include industrial-grade temperature support (–40°C to +105°C), integrated data flash with background operation and 1M rewrite cycles, hardware LIN bus support, and low-power SNOOZE/STOP/HALT modes for battery-powered systems.
Technical Context
The R5F100MJGFA#X0 implements the RL78 CPU core - a CISC architecture with 3-stage pipeline, supporting instruction execution times from 0.03125 μs (32 MHz high-speed mode) to 30.5 μs (32.768 kHz subsystem clock). It includes a dedicated low-speed on-chip oscillator for watchdog and RTC, plus a high-accuracy ±1.0% on-chip 32 MHz oscillator usable across full VDD (1.8–5.5 V) and temperature (–20°C to +85°C).
Its memory subsystem comprises 256 KB code flash (1 KB block size, security lockable), 8 KB data flash with background operation (BGO) enabling concurrent program execution during rewrites, and 20 KB SRAM - including designated flash library RAM regions (e.g., FAF00H for xJ-series parts). DMA supports 4 channels with 2-clock transfers between SFR and RAM.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC CPU with 3-stage pipeline, 41 DMIPS @ 32 MHz |
| Flash Memory | 256 KB code flash; enables secure firmware updates and boot swap functionality |
| Data Flash | 8 KB with background operation (BGO); supports 1,000,000 write cycles at VDD = 1.8–5.5 V |
| RAM | 20 KB on-chip SRAM; includes dedicated flash library RAM region starting at FAF00H |
| Operating Voltage | 1.6 V to 5.5 V; supports direct interface with 1.8 V, 2.5 V, and 3 V peripherals |
| Temperature Range | –40°C to +105°C (industrial G-grade); qualified for extended thermal environments |
| Low-Power Modes | HALT (0.57 μA), STOP, SNOOZE; enables multi-year battery life in sensor nodes |
Pinout & Package
Package: 80-pin LQFP (14 × 14 mm, 0.65-mm pitch), RoHS-compliant, moisture sensitivity level (MSL) 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P10/SCK00/SCL00 | Port 10 / SPI Clock / I²C Clock | Multi-function pin supporting synchronous serial communication and I²C master/slave clock generation |
| P11/SI00/RxD0/TOOLRxD/SDA00 | Port 11 / SPI Input / UART RX / Debug RX / I²C Data | Shared serial interface pin enabling flexible peripheral routing and on-chip debug via TOOL interface |
| P20/ANI0/AVREFP | Analog Input 0 / Positive ADC Reference | Configurable as primary analog input or precision ADC reference voltage source (AVREFP) |
| P21/ANI1/AVREFM | Analog Input 1 / Negative ADC Reference | Supports differential ADC measurements when paired with P20 as AVREFP/AVREFM |
| P22/ANI2 | Analog Input 2 | Dedicated analog input channel compatible with internal temperature sensor and 1.45 V reference |
| P50/INTP0/TOOLRST | External Interrupt 0 / Debug Reset | Hardware interrupt input and dedicated reset line for on-chip debugging tools |
Key Features
| Feature | Design Value |
|---|---|
| Integrated LIN Transceiver Support | UART peripheral with LIN bus protocol compliance (break detection, sync field, PID checksum) - no external transceiver required for basic LIN node implementation |
| Real-Time Clock with Calendar | Full 99-year calendar, alarm, and clock correction functions powered independently in STOP mode using 32.768 kHz crystal |
| Hardware Multiplier/Divider | 16×16→32-bit multiply, 32÷32→32-bit divide, and MAC operations accelerate motor control and signal processing loops |
| On-Chip Temperature Sensor | Factory-calibrated sensor accessible via ADC channel ANI2; enables system thermal monitoring without external components |
| Voltage Detector (LVD) | 14-level programmable voltage monitor with interrupt or reset output - supports brown-out protection and adaptive power management |
Applications
| Industrial Motor Control | Smart Sensor Node |
|---|---|
|
Use Scenario: Brushless DC motor commutation and closed-loop speed regulation in HVAC blowers and factory automation actuators. IC Role / Device Role / Timing Role: Main controller executing FOC algorithms, managing PWM outputs, reading current/voltage feedback, and communicating via LIN or UART. Use Value: Integrated 16-bit timers with complementary PWM, 10-bit ADC with 26-channel scan, and LIN support reduce BOM count and PCB area while meeting IEC 61800-5-1 functional safety requirements. |
Use Scenario: Battery-powered environmental sensor hub collecting temperature, humidity, and CO₂ data for building energy management. IC Role / Device Role / Timing Role: System-on-chip managing sensor interfaces, data logging to data flash, RTC-timestamped sampling, and low-power wireless transmission coordination. Use Value: 0.57 μA STOP mode with RTC + LVD, 8 KB data flash with 1M rewrite cycles, and internal temperature sensor eliminate external supervisors and nonvolatile storage components. |
| Home Appliance Control | Industrial HMI Panel |
|
Use Scenario: Main control unit in washing machines and dishwashers handling cycle sequencing, heater/motor drivers, and user interface inputs. IC Role / Device Role / Timing Role: Real-time sequencer interfacing with relays, triacs, touch keys, and display drivers while monitoring door switches and water level sensors. Use Value: N-ch open-drain I/O with 6 V tolerance, on-chip key interrupt, buzzer output controller, and 1.6–5.5 V operation simplify direct connection to mechanical switches and indicator LEDs. |
Use Scenario: Local operator interface in PLC-connected machinery, displaying status, accepting parameter entry, and logging fault events. IC Role / Device Role / Timing Role: Embedded GUI controller driving segment LCD or character displays, scanning membrane keypad, and storing configuration in data flash. Use Value: On-chip LCD segment driver support (via SLP pins), 20 KB RAM for frame buffers, and 256 KB flash for firmware + localization assets reduce external memory and display IC dependencies. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F101MJGFA#X0 | No data flash (0 KB); identical core, peripherals, package, and temperature grade | Suitable where firmware-only storage suffices and data logging is handled externally | Select when eliminating data flash reduces cost and security requirements are limited to code protection only |
| R5F100MLGFA#X0 | 512 KB flash, 32 KB RAM, same 80-pin LQFP-0.65mm package and G-grade temp range | Better suited for complex firmware with OTA updates, larger RTOS footprint, or dual-bank secure boot | Choose when future firmware expansion, enhanced data buffering, or ASIL-B readiness is required |
Compared with R5F100MJGFA#X0, R5F100MLGFA#X0 provides double flash and RAM for scalable firmware growth, while R5F101MJGFA#X0 removes data flash entirely - offering cost optimization where persistent parameter storage is unnecessary or offloaded.
Availability
R5F100MJGFA#X0 is available at Aetrix Electronics and suitable for industrial motor control, smart sensor nodes, home appliance control, and HMI panel designs requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for R5F100MJGFA#X0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G13 family targets cost-sensitive, ultra-low-power general-purpose embedded applications - balancing performance, integration, and energy efficiency for industrial controls, appliances, and sensor edge devices.
FAQ
What is the maximum operating frequency and corresponding DMIPS rating of the R5F100MJGFA#X0?
The R5F100MJGFA#X0 operates at up to 32 MHz with a measured performance of 41 DMIPS. This rating reflects its RL78 CPU core's 3-stage pipeline efficiency and is validated under standard conditions per Renesas documentation (R01DS0131EJ0380 Rev.3.80). The R5F100MJGFA#X0 achieves this performance while maintaining ultra-low active current consumption of 66 μA/MHz.
Does the R5F100MJGFA#X0 include an integrated LIN physical layer or require an external transceiver?
The R5F100MJGFA#X0 does not integrate a LIN physical layer (PHY); however, its UART peripheral supports LIN protocol features including break detection, sync field generation, and PID checksum calculation. An external LIN transceiver (e.g., TLE7259-3GE) is required for bus-level signaling, but the R5F100MJGFA#X0 handles all protocol-layer functions in firmware or hardware-assisted mode.
What is the purpose and location of the flash library RAM area used by the R5F100MJGFA#X0?
The R5F100MJGFA#X0 reserves on-chip RAM at address FAF00H for the Flash Self-Programming Library (FSL), which manages data flash writes and code flash reprogramming. This 256-byte region is mandatory for safe self-programming operations and must be excluded from application use. Its location is fixed for all xJ-series RL78/G13 parts, including the R5F100MJGFA#X0.
How many analog input channels does the R5F100MJGFA#X0 support, and what ADC resolution is available?
The R5F100MJGFA#X0 supports up to 26 analog input channels with 10-bit resolution (also configurable for 8-bit mode). It includes internal references (1.45 V) and a factory-calibrated temperature sensor accessible via ANI2. All channels operate across the full 1.6–5.5 V supply range, enabling direct sensing from diverse analog sources without external signal conditioning.
Is the R5F100MJGFA#X0 pin-compatible with other RL78/G13 variants in the same 80-pin LQFP package?
Yes - the R5F100MJGFA#X0 shares identical pinout and electrical characteristics with all other RL78/G13 80-pin LQFP-0.65mm variants (e.g., R5F100MFAFA#V0, R5F100MLAFA#X0), including function mapping for I/O, peripherals, and power pins. This allows drop-in replacement within the same memory/peripheral configuration group, provided software accounts for differences in flash size, data flash presence, and RAM allocation.
R5F100MJGFA#X0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 80-LQFP
- Series:
- RL78/G13
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 64
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 20K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.4V ~ 5.5V
- Data Converters:
- A/D 17x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F100MJGFA#X0 FAQ
1.How can I place an order for R5F100MJGFA#X0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F100MJGFA#X0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F100MJGFA#X0 reliable?
The price and inventory of R5F100MJGFA#X0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F100MJGFA#X0 is usually 5 days.
3.What payment methods are accepted for R5F100MJGFA#X0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F100MJGFA#X0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F100MJGFA#X0?
R5F100MJGFA#X0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F100MJGFA#X0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F100MJGFA#X0?
For technical support, including R5F100MJGFA#X0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F100MJGFA#X0 requirements.
6.How does Aetrix verify that R5F100MJGFA#X0 is sourced from the original manufacturer or authorized distributors?
All R5F100MJGFA#X0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F100MJGFA#X0 meets industry standards.
7.What is the process for return or replacement of R5F100MJGFA#X0?
All R5F100MJGFA#X0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F100MJGFA#X0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F100MJGFA#X0 part is unused and in its original packaging.
Return procedure for R5F100MJGFA#X0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F100MJGFA#X0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

